feature article archive
Subscribe Now

New Stratix IV E Dev Kit Accelerates 533-MHz DDR3-DIMM Designs

Watch this video to learn about Altera’s new Stratix® IV E FPGA Development Kit, a complete system-level design environment available today for your high-density designs.  It’s the first FPGA-based development kit featuring a 533-MHz DDR3-DIMM memory interface.

In the video, you’ll see a 530K-logic element Stratix IV E FPGA interfacing at full speed with a 533-MHz DDR3 DIMM. The development kit lets you:

Using SATA for SOC Solutions on 40-nm Transceiver FPGAs

With applications needing to store more data for longer periods of time, SATA provides an efficient, cost-effective storage interface. Watch this 7-minute video for a demo showing how easy it is to take advantage of the data storage capabilities of SATA using 40-nm transceiver FPGAs.

Interfacing High-Speed ADCs to FPGAs with Embedded Transceivers

Are you interested in the new generation of high-speed ADCs with serial interfaces? Do you believe that gigabit serial interfaces are complex? Watch this 5-minute video to see how easy it is to interface Linear Technology’s high-speed ADCs to Altera’s embedded transceiver FPGAs.

Read More → "Interfacing High-Speed ADCs to FPGAs with Embedded Transceivers"

Achieving Low BER Across 10+ Gbps Serial Links

As serial data rates increase beyond 10 Gbps to address high-bandwidth applications (e.g., 40G/100G systems), board design challenges grow as well. Ensuring statistical reliability of a serializer/deserializer (SerDes) channel requires careful board design, as well as advanced silicon capabilities to handle losses due to PCB material properties and reflections due to discontinuities in the channel. In this webcast, we will discuss some of the solutions available to address these challenges and ensure high reliability for serial links at data rates … Read More → "Achieving Low BER Across 10+ Gbps Serial Links"

Designing with Multiple Industrial Ethernet Standards on a Single Hardware Platform

When developing and maintaining industrial communications hardware, supporting new or additional industrial Ethernet protocols often requires new hardware and corresponding software stacks. Rather than re-spinning your boards and migrating software code, you can save time and resources by choosing FPGAs.

Read More → "Designing with Multiple Industrial Ethernet Standards on a Single Hardware Platform"

Simplify Video Processing with IP Cores and Low-Power FPGAs

 

Need to get your video processing systems up and running faster? Developing these applications typically requires implementing and connecting several complex functions. Watch this 5-minute video to learn about pre-verified, configurable building blocks that simplify and accelerate the process for building a complex video chain. You will:

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...