feature article archive
Subscribe Now

Title (CHALK TALK)

chalktalk_ondemand_logo.gif

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Suspendisse feugiat orci interdum lorem ultricies sed tempor dolor gravida. Proin semper ligula in lacus convallis elementum. Praesent eu enim sed lectus egestas volutpat sed consequat velit. Integer non erat arcu, at tempor nibh. Class aptent taciti sociosqu ad litora torquent per conubia nostra, per inceptos himenaeos. Donec ut felis nisl. Nam sed elit erat, posuere scelerisque leo. Mauris eget nunc … Read More → "Title (CHALK TALK)"

Top 10 FPGA Myths (CHALK TALK)

chalktalk_ondemand_logo.gif

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Suspendisse feugiat orci interdum lorem ultricies sed tempor dolor gravida. Proin semper ligula in lacus convallis elementum. Praesent eu enim sed lectus egestas volutpat sed consequat velit. Integer non erat arcu, at tempor nibh. Class aptent taciti sociosqu ad litora torquent per conubia nostra, per inceptos himenaeos. Donec ut felis nisl. Nam sed elit erat, posuere scelerisque leo. Mauris eget nunc … Read More → "Top 10 FPGA Myths (CHALK TALK)"

Lowering Total System Power Using Xilinx FPGAs

When designing circuits with FPGAs, power consumption is often a concern.  While much of our focus tends to be on the power consumed by the FPGA itself, we should really look at whole-system power from the FPGA perspective. 

By reducing the both the amount of power and the complexity of the power system in our FPGA design, we can have a major impact on the power, the heat dissipation, and the cost and … Read More → "Lowering Total System Power Using Xilinx FPGAs"

Plug & Play Signal Integrity for High-Performance FPGAs with Transceivers

Watch this demo video to see how Stratix® II GX FPGAs give you the ability to change the position of backplane cards on the fly with total preservation of signal integrity at high data rates.  With Plug & Play Signal Integrity, Stratix II GX FPGAs eliminate the painstaking process of manually reconfiguring your backplane equalization.Using transceivers equipped with an Adaptive Dispersion Compensation Engine (ADCE), Stratix II GX FPGAs allow … Read More → "Plug & Play Signal Integrity for High-Performance FPGAs with Transceivers"

5 Easy Steps to Building an Embedded Processor System Inside an FPGA

You may know about the cost and performance advantages of designing systems on a programmable chip. But did you know how easy it is to do? Learn how by watching this new 8-minute video. You’ll learn, step by step, how to build your microcontroller functionality into an FPGA in just minutes and see the compact, low-cost BeMicro FPGA-based MCU Evaluation Board in action. You’ll also find out how easy it is to design with the configurable 32-bit Nios® II embedded processor.</ … Read More → "5 Easy Steps to Building an Embedded Processor System Inside an FPGA"

Learn How Dev Kit Utilities Shorten the Design Process

Are you looking for a way to speed up the design process for your low-power FPGA applications? This 10-minute video will give you a closer look at the Cyclone® III LS FPGA Development Kit, particularly two utilities that accelerate the design cycle – the Board Test System and the Board Update Portal. You’ll see the Cyclone III LS FPGA Development Kit in action and find out how this device can support your cost-sensitive, bandwidth-intensive applications.

Read More → "Learn How Dev Kit Utilities Shorten the Design Process"

See 100G Interlaken Solution on 40-nm High-Density FPGA

Need very high device density and performance levels for your 100G wireline applications? In this 9-minute video you’ll learn about the design advantages of 40-nm Stratix IV GT FPGAs and see an Altera Interlaken solution running on our 100G demo board. You’ll also find out how you can use Altera’s 10G Transceiver Signal Integrity Kit, Stratix IV GT Edition, to evaluate signal integrity as well as generate and monitor PRBS patterns.

Read More → "See 100G Interlaken Solution on 40-nm High-Density FPGA"

Support Multiple Industrial Ethernet Protocols With a Single FPGA

Need to support multiple Industrial Ethernet protocols in your factory or process automation system? This 10-minute video features three demos integrating motor control and Industrial Ethernet into a single FPGA. You’ll learn how you can easily change protocols on the same FPGA platform and add any Industrial Ethernet communication to existing industrial equipment.

Read More → "Support Multiple Industrial Ethernet Protocols With a Single FPGA"

See PCIe, XAUI, and 3G-SDI on an Arria II GX Transceiver FPGA

Do you have to continually provide more design functionality while keeping up with new standards and lowering costs and power? Watch this 7-minute video to see the Arria II GX transceiver running PCI Express, XAUI and 3G-SDI protocols and learn about an FPGA that offers a high-performance fabric at half the power and lower cost than competing high-end FPGAs. You’ll see the transceiver’s eye diagram and learn how you can use the Arria II GX FPGA Development Kit to speed up your development cycle.</ … Read More → "See PCIe, XAUI, and 3G-SDI on an Arria II GX Transceiver FPGA"

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...