feature article
Subscribe Now

Pushing The Envelope in FPGA Design Using PlanAhead

Want to have the best FPGA designs on the block?  You have to push the technology to stay competitive. Join Amelia Dalton as she talks with Greg Daughtry of Xilinx in this Chalk Talk about pushing the envelope in FPGA design.

Speaker: Greg Daughtry, PlanAhead Product Marketing Manager, Xilinx

Leave a Reply

Title (CHALK TALK)

chalktalk_ondemand_logo.gif

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Suspendisse feugiat orci interdum lorem ultricies sed tempor dolor gravida. Proin semper ligula in lacus convallis elementum. Praesent eu enim sed lectus egestas volutpat sed consequat velit. Integer non erat arcu, at tempor nibh. Class aptent taciti sociosqu ad litora torquent per conubia nostra, per inceptos himenaeos. Donec ut felis nisl. Nam sed elit erat, posuere scelerisque leo. Mauris eget nunc velit, dignissim semper nulla. Aenean luctus elit tellus, sit amet aliquet tortor. Sed vel augue in quam tempor euismod. Morbi sed tellus felis, consequat convallis nisi. Nullam eu erat velit. Nunc ut sagittis est. Duis eu consequat lorem. Donec et metus tellus. Fusce felis est, consectetur sit amet scelerisque a, accumsan et nibh. Aliquam vitae arcu urna. Vestibulum ante ipsum primis in faucibus orci luctus et ultrices posuere cubilia Curae;

Aliquam tempor adipiscing leo nec laoreet. Sed nibh erat, consequat ac interdum id, pellentesque vitae metus. Praesent at odio ligula, nec commodo enim. Nullam ipsum tellus, condimentum at faucibus a, placerat ut elit. Fusce dolor orci, vestibulum vel consequat eu, commodo id nisl. Vivamus ligula felis, mattis vitae adipiscing vel, tempor at dui. Proin faucibus pulvinar consequat. Morbi nec mi in ligula gravida consectetur quis in nisi. Etiam mollis facilisis blandit. Phasellus tristique suscipit dui placerat laoreet. Morbi et nibh sem, et fringilla lorem. Nam tempus leo et velit interdum eget fringilla purus porta. Phasellus consectetur tristique purus vel adipiscing.

headshot-placeholder.gif

Speaker: [speaker name here] 
[speaker’s title goes here]
[company goes here]

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
46,571 views