feature article
Subscribe Now

Industry’s Highest Capacity PCI Express 3.0 Controller IP Core From Denali Software Adopted by Cray

Best-in-Class Solutions Speed Design-to-Silicon Success of PCI Express Technology

SUNNYVALE, Calif., Oct. 20 /PRNewswire/ — Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that Cray has adopted Denali Databahn(TM) PCI Express (PCIe) controller core and PureSpec(TM) verification IP (VIP), which support the latest PCIe 3.0 specifications from the PCI-SIG. The 16-lane PCIe 3.0 controller from Denali can deliver 128 GT/s of raw bandwidth, surpassing a 100G Ethernet interface. This is equivalent to transferring a full 3-hour high-definition movie file in under one second.

“Our systems are deployed in mission critical applications and require superior performance, scalability, and reliability. After examining the available solutions in the industry, it was clear that Denali was more than capable of delivering a PCI Express 3.0 controller with the critical features that we needed,” states Peg Williams, senior vice president of research and development at Cray. “Not only has Denali met our functional and performance requirements, but their reputable technology, verification expertise and strong customer reputation made them a valued supplier.”
As a global leader in supercomputing, Cray provides supercomputing, storage and data management technologies to government, industry and academia. Cray technology enables scientists and engineers to achieve remarkable breakthroughs by accelerating performance, improving efficiency and extending the capabilities of their most demanding applications. Last year, the Cray XT5 system, nicknamed “Jaguar” and located at the Oak Ridge National Laboratory, was number two on the list of the World’s Top 500 Supercomputers.

“Denali continues to provide the industry’s highest-quality IP solutions for PCIe technology, which enables our customers, such as Cray, to reduce their design risk and enable them to develop complex projects on schedule,” remarks Ashwin Matta, Director of PCIe Core Technology for Denali Software. “We value Cray’s trust in Denali and are confident that our design and verification IP products will accelerate their design time, meet their performance goals and help them achieve a competitive advantage.”

About Databahn PCI Express Solutions
Denali’s Databahn PCIe cores and PureSpec verification IP software for PCI Express provide full support of the latest capabilities, such as: Internal Error Reporting, ID Based Ordering, TLP Processing Hints, Optimized Buffer Flush/Fill, Atomic Operations, Re-Sizable BAR, Extended TAG Enable, Dynamic Power Allocation, and Latency Tolerance Reporting. For more info about Databahn and PureSpec, visit www.denali.com/pcie.

About Denali Software
Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry’s most trusted solutions for deploying USB, PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali’s EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.

Leave a Reply

featured blogs
May 14, 2025
If you're based in Coimbatore and you're looking for a bright and highly motivated ASIC/FPGA intern, I have great news!...

featured paper

How Google and Intel use Calibre DesignEnhancer to reduce IR drop and improve reliability

Sponsored by Siemens Digital Industries Software

Through real-world examples from Intel and Google, we highlight how Calibre’s DesignEnhancer maximizes layout modifications while ensuring DRC compliance.

Click here for more information

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
75,758 views