feature article
Subscribe Now

Cypress Introduces Industry’s First 65-nm 144-Mbit SRAMs

New Devices Offer Fastest Clock Speed up to 550 MHz and Total Data Rate up to 80 Gbps; Dramatically Expanding the Performance of Networking and Signal Processing Applications

SAN JOSE, Calif.–(BUSINESS WIRE)–Cypress Semiconductor Corp. (NYSE:CY), an industry leader in SRAMs, today announced the industry’s first monolithic SRAMs at 144-Mbit densities, the latest members of its 65-nm SRAM family. The new 144-Mbit QDRII, QDRII+, DDRII and DDRII+ memories leverage 65-nm process technology developed with foundry partner UMC. They feature the market’s fastest available clock speed of 550 MHz and a total data rate of 80 Gbps in a 36-bit I/O width QDRII+ device, and consume half the power of 90-nm SRAMs. They are ideal for networking applications, including Internet core and edge routers, fixed and modular Ethernet switches, 3G base stations and secure routers, and also enhance the performance of medical imaging and military signal processing systems. The devices are pin compatible with 90-nm SRAMs, enabling networking customers to increase performance and double address table or packet buffer size while maintaining the same board layout.

Compared with 90-nm SRAMs, Cypress’s 65-nm QDR and DDR SRAMs offer up to 50% lower standby and dynamic current consumption, enabling the new wave of “green” networking infrastructure applications. The QDRII+ and DDRII+ devices have On-Die Termination (ODT), which improves signal integrity, reduces system cost, and saves board space by eliminating external termination resistors. The 65-nm devices use a Phase Locked Loop (PLL) instead of a Delay Locked Loop (DLL), which enables a 35 percent wider data valid window to simplify board-level timing closure and enhance compatibility with third-party processors.

“As the worldwide leader in SRAMs, we offer by far the industry’s broadest portfolio,” said Dave Kranzler, Vice President of Sync and Timing Products at Cypress. “This introduction widens our lead by providing the fastest, largest devices in the industry. It’s another clear indication of our commitment to the SRAM market.”

Availability and Photo

The CY7C16xxKV18 65-nm QDRII, QDRII+, DDRII and DDRII+ SRAMs are all currently sampling, with production expected in Q1 2010. Each device is available in multiple configurations based on I/O width (x18 or x36), burst length (B4 or B2) and latency (1.5, 2.0 or 2.5). The 65-nm 144-Mbit SRAMs are available in industry-standard 165 FBGA packages and are pin-compatible with existing 90-nm QDR and DDR devices for easy migration. A high-resolution photo of the QDRII+ SRAM is available at www.cypress.com/go/pr/144MbitSRAMphoto.

About Cypress

Cypress delivers high-performance, mixed-signal, programmable solutions that provide customers with rapid time-to-market and exceptional system value. Cypress offerings include the PSoC® programmable system-on-chip, USB controllers, general-purpose programmable clocks and memories. Cypress also offers wired and wireless connectivity technologies ranging from its CyFi™ Low-Power RF solution, to West Bridge® and EZ-USB® FX2LP controllers that enhance connectivity and performance in multimedia handsets. Cypress serves numerous markets including consumer, computation, data communications, automotive, and industrial. Cypress trades on the NYSE under the ticker symbol CY. Visit Cypress online at www.cypress.com.

Cypress, the Cypress logo, PSoC, West Bridge and EZ-USB are registered trademarks and CyFi is a trademark of Cypress Semiconductor Corp. QDR and Quad Data Rate SRAMs comprise a family of products developed by Cypress, IDT, NEC Electronics, Renesas and Samsung. All other trademarks are the property of their respective owners.

Leave a Reply

EMA Partners with Aldec to Provide Cadence OrCAD Users a Complete FPGA Design Solution

Rochester, NY (October 14, 2009) – EMA Design Automation™ (www.ema-eda.com), one of the world’s largest Electronic Design Automation Value Added Resellers, announced today that it has partnered with Aldec® as an Authorized North American Distributor of Aldec Active-HDL™. This partnership enables EMA to deliver a comprehensive FPGA design environment to Cadence® Design Systems OrCAD® customers. “FPGAs are ubiquitous in electronic design due to their flexibility and time to market advantages,” said Manny Marcano, president and CEO of EMA Design Automation. “With these advantages comes the challenge of designing, validating, and implementing increasingly complex logic for these programmable devices. Customers need an FPGA design solution that meets these challenges at a price that fits their budget. With Aldec, EMA is now able to offer its OrCAD customers a complete solution for PCB and FPGA design.”

Aldec Active-HDL provides all the capabilities needed for FPGA designers to successfully develop and validate their FPGAs. This includes a full set of HDL design tools, VHDL/Verilog®/SystemVerilog (design) mixed-language simulation, and a flow manager that controls simulation, synthesis, and implementation of Actel®, Altera®, Lattice®, Quicklogic®, Xilinx®, and other FPGAs. Active-HDL supports Windows® Vista/ XP/2003/2000, 32/64 bit operating systems.

Simulation and verification are a large part of the FPGA design process. Proper verification ensures that the design will operate as expected and avoids potential failures after manufacture. With time to market and project schedules shrinking, design size and complexity continue to grow as do the level of difficulty and effort required to verify the design. Aldec provides users a streamlined and easy-to-use environment to help reduce design and verification time without sacrificing quality.

“Aldec’s 25 years of customer experience, leadership and continual revenue growth in FPGA design and verification are key strengths contributing to our new distribution partnership with EMA. Partnering with EMA gives Aldec a great opportunity to enable PCB and FPGA designers to increase their productivity and extend the reach of our technology,” said Dr. Stanley M. Hyduke, President of Aldec, Inc.

For more information about EMA and its PCB and FPGA design solutions, visit www.ema-eda.com or call 800-813-7494.

About EMA Design Automation, Inc.
EMA Design Automation offers leading product development solutions including electrical CAD tools, mechanical CAD tools, a complete range of product lifecycle management systems, consulting services, training, and technical support. EMA is a Cadence® Channel Partner serving all of North America, an Autodesk® Authorized Value Added reseller, and is an Authorized North American Distributor of Aldec Active-HDL™. EMA manufactures the Component Information Portal™, TimingDesigner®, and CircuitSpace™, and all are distributed through a worldwide network of value added resellers. EMA is a privately held corporation headquartered in Rochester, New York. Visit EMA at www.ema-eda.com for more information.

About Aldec 
Aldec Corporation (www.aldec.com) is an industry-leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. Aldec is a privately held corporation and employs approximately 200 people worldwide.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
107,789 views