feature article
Subscribe Now

Power Estimation in High-Level DSP Design Flow

Want your DSP design to consume less power? Join Amelia Dalton as she talks with Tim Vanevenhoven of Xilinx about new methods for estimating and reducing power consumption in FPGA-based DSP designs 

Many people are using FPGAs to accelerate DSP algorithms in hardware, and FPGAs provide extremely power-efficient platforms for high-performance signal processing.  This webcast discusses how to measure and optimize the power consumption of your FPGA-based DSP design.

Speaker:  Tim Vanevenhoven, DSP Tools Product Manager, Xilinx

Leave a Reply

featured blogs
May 14, 2025
If you're based in Coimbatore and you're looking for a bright and highly motivated ASIC/FPGA intern, I have great news!...

featured paper

How Google and Intel use Calibre DesignEnhancer to reduce IR drop and improve reliability

Sponsored by Siemens Digital Industries Software

Through real-world examples from Intel and Google, we highlight how Calibre’s DesignEnhancer maximizes layout modifications while ensuring DRC compliance.

Click here for more information

featured chalk talk

Machine Learning on the Edge
Sponsored by Mouser Electronics and Infineon
Edge machine learning is a great way to allow embedded devices to run applications that can collect sensor data and locally process that data. In this episode of Chalk Talk, Amelia Dalton and Clark Jarvis from Infineon explore how the IMAGIMOB Studio, ModusToolbox™ Software, and PSoC and AURIX™ microcontrollers can help you develop a custom machine learning on the edge application from scratch. They also investigate how the IMAGIMOB Studio can help you easily develop and deploy AI/ML models and the benefits that the PSoC™ 6 Artificial Intelligence Evaluation Kit will bring to your next machine learning on the edge application design process.
Aug 12, 2024
56,354 views