feature article
Subscribe Now

Power Estimation in High-Level DSP Design Flow

Want your DSP design to consume less power? Join Amelia Dalton as she talks with Tim Vanevenhoven of Xilinx about new methods for estimating and reducing power consumption in FPGA-based DSP designs 

Many people are using FPGAs to accelerate DSP algorithms in hardware, and FPGAs provide extremely power-efficient platforms for high-performance signal processing.  This webcast discusses how to measure and optimize the power consumption of your FPGA-based DSP design.

Speaker:  Tim Vanevenhoven, DSP Tools Product Manager, Xilinx

Leave a Reply

featured blogs
May 23, 2025
"Latent Reflections" is a spooky art project where an artificial intelligence (AI) shares its thoughts on a custom-built display...

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
78,418 views