feature article
Subscribe Now

CHALK TALK Simplified Verification of DSP Algorithms in Hardware

xlnx_new.jpg

chalktalk_ondemand_logo.gif

Making sure the hardware version of your DSP algorithm is doing what you want can be a difficult task – particularly if you are doing high-performance algorithms that require hardware accelaneration in FPGAs.  

In this Chalk Talk webcast, host Amelia Dalton talks with Tim Vanevenhoven of Xilinx about strategies and tools for quickly and efficiently verifiying your DSP algorithms.

The webcast discusses…

__________________________
 

tim_cropped.jpg

Speaker:  Tim Vanevenhoven is DSP Tools Product Manager, Xilinx.


Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

FPGA-based Prototyping with the Latest High-Capacity FPGA Enables New Use Modes
FPGA-based prototyping is an essential tool for any SoC and digital chip design and verification. In this episode of Chalk Talk, Juergen Jaeger from Siemens and Amelia Dalton explore the multitude of benefits of the Veloce proFPGA CS platform from Siemens. They also investigate the debug capabilities, software prototyping and scalable hardware of this solution, and how you can use the Veloce proFPGA CS solution for your next design.
Jan 6, 2025
0 views