Making sure the hardware version of your DSP algorithm is doing what you want can be a difficult task – particularly if you are doing high-performance algorithms that require hardware accelaneration in FPGAs.
In this Chalk Talk webcast, host Amelia Dalton talks with Tim Vanevenhoven of Xilinx about strategies and tools for quickly and efficiently verifiying your DSP algorithms.
The webcast discusses…
__________________________
Speaker: Tim Vanevenhoven is DSP Tools Product Manager, Xilinx.
 How Google and Intel use Calibre DesignEnhancer to reduce IR drop and improve reliabilitySponsored by Siemens Digital Industries Software Through real-world examples from Intel and Google, we highlight how Calibre’s DesignEnhancer maximizes layout modifications while ensuring DRC compliance. |
