feature article
Subscribe Now

HDR-60 Overview

The Lattice HDR-60 Video Camera Development Kit is a production-ready High Definition (HD) video camera development system based on the LatticeECP3™ FPGA family. Pre-loaded with a plug-and-play evaluation Image Signal Processing (ISP) pipeline based on Intellectual Property (IP) cores from Lattice partner Helion GmbH, the kit works right out of the box. The IP is capable of delivering 1080p performance at 60 frames per second with 2D noise reduction and High Dynamic Range (HDR). 

Watch the 5-minute HDR-60 Overview Video to:

  • Understand the features and capabilities of the HDR-60 development kit
  • See the exceptional performance of the HDR-60 Video Camera Development Kit
  • Performing Fast Auto Exposure that quickly adjusts to changing light
  • Delivering greater than 120dB High Dynamic Range (HDR)
  • Performing high quality Auto White Balance

Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Versatile S32G3 Processors for Automotive and Beyond
In this episode of Chalk Talk, Amelia Dalton and Brian Carlson from NXP investigate NXP’s S32G3 vehicle network processors that combine ASIL D safety, hardware security, high-performance real-time and application processing and network acceleration. They explore how these processors support many vehicle needs simultaneously, the specific benefits they bring to autonomous drive and ADAS applications, and how you can get started developing with these processors today.
Jul 24, 2024
91,793 views