industry news
Subscribe Now

Achronix Announces Production Availability of Speedster22i Product Family

Santa Clara, Calif., Feb 17, 2015 – Achronix Semiconductor Corporation today announced that the Speedster22i family of FPGAs has transitioned into production status. The Speedster22i FPGA family is built on Intel’s 22nm Tri-Gate process technology and consists of three device members, two of which have entered production – the HD680 with 660 thousand effective look-up-tables (LUTs) and the HD1000 with 1 million effective LUTs.

Speedster22i FPGAs combines the most advanced production process technology node with the greatest amount of hardened interface IP currently available. The HD1000 has two 100 Gigabit Ethernet controllers, two 120 gigabit Interlaken controllers, two PCIe Gen3 x8 controllers and six 1866 Mbps DDR3 controllers – equivalent to 350,000 LUTs of logic that is eliminated from being implemented in the programmable fabric. In addition to freeing up the programmable fabric, the hardened IP also speeds up development time because the IP meets timing and does not need to be placed and routed. The HD1000 also has 86 Mbit of on-chip RAM, 64 high performance SerDes lanes and almost a thousand programmable I/O.

“Developing high-end FPGAs with up to six billion transistors is complex and challenging,” said Steve Mensor, Vice President Marketing, Achronix. “Achronix FPGAs with hard IP targeted for high performance wireline applications that are now in production offer a lower power and lower priced solution than the alternative general purpose FPGAs from other vendors.”

The Speedster22i family is supported by the Achronix CAD Environment (ACE) tool suite, which includes Synplify Pro® for Achronix from Synopsys. Achronix also has development boards and a range of reference designs that accelerate development times and help customers reduce their timeto-market challenges.

About Achronix Semiconductor Corporation

Achronix is a privately held, fabless corporation based in Santa Clara, California. Achronix builds application targeted field programmable gate arrays (FPGAs) built on Intel’s (NASDAQ:INTC) process technology. The company’s flagship FPGA product line, the 22nm Speedster22i FPGAs are in production and 14nm FPGAs are in development. Achronix ACE design tools include integrated support for Synopsys (NASDAQ:SNPS) Synplify Pro. Achronix has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India. Find out more at http://www.achronix.com.

Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
57,953 views