industry news
Subscribe Now

HYPRES Announces Commercial Availability of New Chip Fabrication Process for Next Generation Superconducting Electronics Circuits

Elmsford, New York (July 08, 2013)—HYPRES, Inc., the Digital Superconductor Company, announces the commercial availability of its newest six-layer planarized chip fabrication process. This new process increases the integration level of superconducting ICs and critical current density of Josephson junctions, making it ideal for customers developing high performance, energy efficient solutions for high-end computing, advanced wireless communications and instrumentation.

“This is an exciting milestone for HYPRES, its customers, and the superconductor electronics community,” said Oleg Mukhanov, Ph.D., Chief Technology Officer at HYPRES. “Next generation superconductor circuit development requires commercially available fabrication processes well beyond today’s four metal layers and critical current densities.  We have made six planarized layers—and soon, more—and various increased critical current densities available as part of our commercial foundry services. We made our first customer delivery earlier this year and have new orders in process.”

HYPRES is well known in the industry as a complete digital superconductor electronics company, offering design development, simulation, layout, fabrication, high speed testing and packaging in a world-class production environment. It is the premier commercial manufacturer of superconductor ICs used in Primary Voltage Standard Systems and many other applications around the world.  Today, digital superconductor devices are being demonstrated for specific applications where unparalleled performance advantages make them a compelling alternative to other chip designs. These applications include digital circuits for energy efficient high-end computing (exascale and beyond), analog and mixed signal circuits for advanced wireless communications, and mission critical instrumentation.  

The six-layer fabrication process, developed over several years, features many new processes and techniques included in provisional patent application Rapid Integrated Planarized Process for Layer Extension (RIPPLE). This new optimized process was offered to customers after the completion and thorough evaluation of several internal design iterations and successful production of working circuits. Earlier this year, Stanford University became the first commercial customer of the new fabrication process. Today, HYPRES is processing a second order from Stanford based on the university’s new design parameters and specific needs.

“Our new fabrication process is rapid—approximately 20 percent faster per layer—and is easily integrated with our current device designs by adding two new layers under the ground plane,” explained Daniel Yohannes, Ph.D., Director of Fabrication Operations at HYPRES. “It is performed with one chemical mechanical polishing planarization step per layer. Moreover, the process is extensible beyond the current six layers, paving the way for a soon-to-be-announced five-year, multi-layer roadmap the company will pursue.”

Dr. Yohannes explained that the new process is implemented on its Canon 5X reduction stepper capable of supporting 250 nm resolution limits. The new stepper process is very versatile and can be quickly tailored toward specific customer needs.  “Special Runs” allow customers to order chips at their convenience, rather than timing orders to one of the foundry’s regular mask schedules.  In addition, the new process provides customers with increased purchasing value.  

HYPRES’ new fabrication process is open and available for broad commercial use. For more information on the new process, the design tools, or to order chips, please visit http://www.hypres.com/foundry or email sales@hypres.com

About HYPRES

HYPRES develops and commercializes digital superconductor technology and integrates it into everyday systems for customers around the world. The company seeks opportunities to provide unparalleled economic and performance advantages for a variety of mobile network, metrology, advanced computing and medical imaging applications for government, commercial and academia, worldwide. Headquartered in Elmsford, New York, the company is the recognized leader in digital superconducting technology and features the most accomplished team of superconductor technology experts in the world. HYPRES operates the premier commercial foundry for digital superconductor integrated circuits and has delivered more worldwide than any other government or commercial organization. For more information, please visit  www.hypres.com.

 

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

USB Power Delivery: Power for Portable (and Other) Products
Sponsored by Mouser Electronics and Bel
USB Type C power delivery was created to standardize medium and higher levels of power delivery but it also can support negotiations for multiple output voltage levels and is backward compatible with previous versions of USB. In this episode of Chalk Talk, Amelia Dalton and Bruce Rose from Bel/CUI Inc. explore the benefits of USB Type C power delivery, the specific communications protocol of USB Type C power delivery, and examine why USB Type C power supplies and connectors are the way of the future for consumer electronics.
Oct 2, 2023
26,113 views