industry news
Subscribe Now

EV Group Extends Wafer Bonding Equipment and Process Solutions for Covalent Bonding Technology

ST. FLORIAN, Austria, March 5, 2013 – EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today announced that it is developing equipment and process technology to enable covalent bonds at room temperature.  This breakthrough technology will be available on a new equipment platform, called EVG580® ComBond®, which will include process modules that are designed to perform surface preparation processes on both semiconductor materials and metals.  EVG built on its decades of experience with plasma activated wafer bonding to create a novel process through which the treated surfaces form strong bonds at room temperature instantaneously without the need for annealing.

“In response to market needs for more sophisticated integration processes for combining materials with different coefficients of thermal expansion, we have developed a revolutionary process technology that enables the formation of bond interfaces between heterogeneous materials at room temperature,” stated Markus Wimplinger, corporate technology development and IP director for EV Group.  “Our unparalleled expertise in wafer bonding process technology will allow us to provide different variants of the new process according to the requirements of different substrate materials and applications.”

EV Group’s new process solutions will enable covalent combinations of compound semiconductors, other engineered substrates and heterogeneous materials integration for applications such as silicon photonics, high mobility transistors, high-performance/low-power logic devices and novel RF devices. The process technology and equipment that enables this room temperature covalent wafer bonding will be applied to EVG’s wafer bonding solutions for MEMS wafer-level packaging as well as to the integration of MEMS and CMOS devices.

Equipment systems based on a 200-mm modular platform, tailored for the specific needs of the new processes, will be available in 2013.

About EV Group (EVG) 

EV Group (EVG) is a leading supplier of equipment and process solutions for the manufacture of semiconductors, microelectromechanical systems (MEMS), compound semiconductors, power devices and nanotechnology devices.  Key products include wafer bonding, thin-wafer processing, lithography/nanoimprint lithography (NIL) and metrology equipment, as well as photoresist coaters, cleaners and inspection systems.  Founded in 1980, EV Group services and supports an elaborate network of global customers and partners all over the world.  More information about EVG is available at www.EVGroup.com.

Leave a Reply

featured blogs
Nov 15, 2024
Explore the benefits of Delta DFU (device firmware update), its impact on firmware update efficiency, and results from real ota updates in IoT devices....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
38,593 views