industry news
Subscribe Now

Docea Enhances What-if Power Analysis and Optimization for Architectures, Use Case

  • Aceplorer Improves System-Level Performance and Power Trade Off Analysis Using Interoperability with Virtual Platforms
  • New Demo Showcases Automatic Scanning of Power Reduction Techniques Efficiencies and Architecture Exploration

San Diego, CA, June 2, 2011 – At the 48th Design Automation Conference (DAC), DoceaPower, the design-for-low-power company that delivers software for power consumption andthermal analysis at the architectural level, will show and introduce an enhanced version of its flagship software product, Aceplorer 2.3, with a synthetic view for capturing the powerarchitecture of complex designs. This enables what-if analysis and optimization for hardwarearchitecture and the target applications’ use cases. Aceplorer models and optimizes electronicdesign power consumption, early in the design cycle, at the architectural level.

Aceplorer 2.3’s new features are built on top of a parameterized power models library. Theyallow users to set up a complex system design with any number of Intellectual Property (IP)cores and blocks, voltage clusters or clock domain distributions at a fraction of the time neededwith any other methodology. The benefit is making more time available for in-depth explorationof the design space. 

DAC Demonstrations

At DAC, Docea is demonstrating automatic scanning of power reduction techniques efficiencieson a design (dynamic voltage and frequency scaling (DVFS), clock gating, power gating andany combination thereof) and enabling architects to make better quality design decisions early inthe process.

Docea Power’s Aceplorer interoperability with Synopsys Electronic System Level (ESL) products is being demonstrated at Synopsys’ Standards Booth. This interoperability facilitates the import ofpower-related information for building complex and accurate dynamic scenarios, using performance analysis conducted on virtual platforms. 

When/Where

Product Demonstrations:Monday-Wednesday, June 6-8, 2011, 9 am to 6 pm

Docea Booth #1912

Interoperability with Synopsys ESL products

Tuesday, June 7, 2011, 9 am to 12 pm, Synopsys Standards Booth #3328

San Diego Convention Center, San Diego, CA 

Information and Registration

To request a private demo, please register here.To schedule a meeting with Docea Power, please email Ridha.hamza@doceapower.com or call+33 (0)4 27 85 82 97

For more information about Docea, please visit www.doceapower.com.To register for DAC, please visit www.dac.com.

About Docea Power

Docea Power develops and commercializes a new generation of methodology and tools forenabling faster and more reliable power and thermal modelling at the electronic systems level. ItsAceplorer offers a consistent approach for executing architectural exploration and optimizingpower and thermal behaviour of electronic systems at an early stage of a project. Docea’scustomers include manufacturers of electronic systems, chips and boards targeting wireless,multimedia, consumer, networking and automotive applications. For more information:www.doceapower.com.

Leave a Reply

featured blogs
Nov 22, 2024
We're providing every session and keynote from Works With 2024 on-demand. It's the only place wireless IoT developers can access hands-on training for free....
Nov 22, 2024
I just saw a video on YouTube'”it's a few very funny minutes from a show by an engineer who transitioned into being a comedian...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Driving Next-Gen Efficiency and Productivity to the Battery Lifecycle
Sponsored by Mouser Electronics and Vicor
In this episode of Chalk Talk, Amelia Dalton and David Krakauer from Vicor explore the evolution of battery technology and the specific benefits that power modules bring to battery cell formation, battery testing and battery recycling. They investigate what sets Vicor power modules apart from other solutions on the market today and how you take advantage of Vicor power modules in your next design.
May 24, 2024
36,397 views