industry news
Subscribe Now

Teklatech Innovates Noise Shaping Technology for Wireless and Mobile IC Design

COPENHAGEN, Denmark, May 25th, 2011 – Teklatech®, an industry pioneer in EDA solutions for optimizing digital ASIC power integrity and on-chip noise,  today announced  the release of version 3.0 of the company’s flagship design automation software FloorDirector®. The release isa manifestation of Teklatech’s vision in the direction of dynamic power integrity (PI) and noise aware  IC  design. Designers  are empowered  with  control over the noise  spectrum  of digital circuits. The enhanced  tool  capabilities allow faster power and noise closure, higher yield and significantly improved predictability in the design process and time-to-market.

“FloorDirector 3.0  is a major  leap forward,  defining a whole new generation of ASIC design tools, providing valuable design automation capabilities needed in an increasingly mobile and wireless world,” comments Dr. Tobias Bjerregaard, CEO and founder of Teklatech. “PI- and noise-aware design methodologies are becoming strictly necessary, for staying in the lead in a competitive global semiconductor market.  The strong interest from  a range of major IDMs as well as fabless companies in all geographical markets shows us this beyond a doubt.

”The main focus of the new  FloorDirector  release has been to provide design engineers with abilities  for staying on top of mounting power integrity issues,  for bridging the mixed-signal design optimization gap, and for mitigating the growing challenges in EMI- and PI-aware digital design.

Key features made available in FloorDirector 3.0 include:

  • Frequency domain noise spectrum optimization (FDO) of digital ASIC designs
  • Complete and scalable multi-mode-multi-corner (MMMC) and multi-use-case operation
  • Unprecedented ease-of-use for fastest path to PI- and EMI-closure

While Teklatech’s R&D are delivering the highest level of innovation and stability in the FloorDirector design automation software, continuously strengthened relationships with a palette of major backend EDA vendors lead to improved design flow interoperability no matter what platform FloorDirector users are starting from. 

Visit Teklatech in booth #1305 at DAC in San Diego, June 5-9, 2011.Attend the DAC User Track, session 6U.16:“Automating RF Noise Reduction in a Mobile Application” (Toshiba / Teklatech). Wednesday, June 8, 2011, 1:00 PM — 2:00 PM, outside room 33ABC

About Teklatech

A technology visionary and industry pioneer, Teklatech provides targeted IC design automationsolutions to the semiconductor industry. With innovations in early stage dynamic power optimization techniques to improve dynamic power integrity and to reduce EMI and substrate noise, Teklatech is focused on  helping its customers  meet the stringent demands of nextgeneration semiconductor products. Teklatech’s patented technologies enable  semiconductor companies to achieve faster and less expensive backend  design  convergence, eliminate costly silicon re-spins and achieve much improved time-to-market of smaller, more robust, more profitable products that exploit the full potential of semiconductor technologies.

Teklatech is a privately held company located at Borgergade 20, DK-1300 Copenhagen, Denmark, with  commercial and technical representatives in USA, Japan and Europe. More details can be found at www.teklatech.com

Leave a Reply

featured blogs
Nov 15, 2024
Explore the benefits of Delta DFU (device firmware update), its impact on firmware update efficiency, and results from real ota updates in IoT devices....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
59,031 views