EEJournal

fish fry
Subscribe Now
August 12, 2016

Accuracy in Motion

Health, Fitness, and the Future of Wearable Technology
by Amelia Dalton

We all want to trust that our wearable device is measuring our health and fitness accurately, but what does that truly mean? In this week’s Fish Fry, Dr. Steven LeBoeuf (President – Valencell) and I discuss the forces driving the wearable market today, what the future holds for wearable technology, and why he thinks inaccuracy and “death by discharge” are two of the biggest design challenges facing wearable technology designers today. Also this week, we check out how you can enter the MEMS & Sensors Technology Showcase at this year’s MEMS Executive Congress and how Cadence Design Systems’ new Virtuoso ADE Product Suite can address the different requirements and challenges for your team’s analog design tools.


 

Download this episode (right click and save)

Links for August 12, 2016

More information about Valencell

More information about the 2016 MEMS Executive Congress

Enter your design in the MEMS & Sensors Technology Showcase

New Episode of Chalk Talk: Introduction to the New Virtuoso ADE Product Suite

 

Leave a Reply

featured blogs
Optimizing OTA Updates with Silicon Labs' Delta DFU Technology
Nov 15, 2024
Explore the benefits of Delta DFU (device firmware update), its impact on firmware update efficiency, and results from real ota updates in IoT devices....
More from Silicon Labs...
Foiling Halloween Candy Thieves
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...
More from Max's Cool Beans...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left with Calibre
Sponsored by Siemens Digital Industries Software
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Click here for more information about Siemens EDA
Nov 27, 2023
60,860 views