EEJournal

fish fry
Subscribe Now
December 18, 2012

The Security Puzzle

by Amelia Dalton

There is no such thing as a zero security risk. No matter what you build and how you build it, there will be bad guys lurking at the door, trying to get in. This week my guest is Paul Kocher (Cryptography Research Inc.) and we’re looking at the trends in security in WiFi-enabled designs and discussing how you can solve the puzzling security problems in your next design.

Also this week, I check out the new Pi Store and give everyone the chance to win a Zedboard courtesy of Xilinx. 

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – December 17, 2012

More Information about Cryptography Research Inc

More Information about the Pi Store

More Information about the Spartan-6 LX9 MicroBoard

More Information about the Zedboard

 

Leave a Reply

featured blogs
Understanding Concurrent Multiprotocol: An In-Depth Exploration
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
More from Silicon Labs...
Did AI Just Prove Our Understanding of “Quantum” is Wrong?
Dec 20, 2024
Do you think the proton is formed from three quarks? Think again. It may be made from five, two of which are heavier than the proton itself!...
More from Max's Cool Beans...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

Shift Left Block/Chip Design with Calibre
Sponsored by Siemens Digital Industries Software
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Click here for more information about Shift left solutions for IC design stage verification
Jun 18, 2024
46,571 views