editor's blog
Subscribe Now

Miniscule IR Subsystem

As part of their recent announcement of FPGAs for sensor management, Lattice also introduced a couple of new devices for their iCE40LP family. From a device standpoint, the key here is the package: a 16-ball chip-scale-package (CSP) measuring 1.4 mm by 1.48 mm, and only 0.45 mm thick.

While this is an extraordinarily small device, and it is a general purpose device (it could even do sensor management for a couple sensors), they have some specific ideas for it. They have teamed the devices up with some IP so that, together, they constitute an infrared subsystem.

This includes logic and electronics for driving the LED, sensing an IR remote, and doing bar code emulation.

The latter is a particularly interesting application for use when trying to display a barcode on a phone for a barcode reader to detect. The problem is that the phone glass will typically reflect the IR light from the reader, preventing it from figuring out the code.

Instead, the IR LED can transmit the equivalent code, which the reader will detect. It probably won’t even know that it didn’t get the code from where it thinks it got the code.

Confused by the concept of FPGAs in a cell phone? Well, we’ve got that covered in a separate article.

You can read more about this new device as well as the new iCE40LM devices in their release.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 24, 2024
Going to the supermarket? If so, you need to watch this video on 'Why the Other Line is Likely to Move Faster' (a.k.a. 'Queuing Theory for the Holiday Season')....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

Calibre DesignEnhancer: Layout Modifications that Improve your Design
In this episode of Chalk Talk, Jeff Wilson from Siemens and Amelia Dalton investigate the variety of benefits that the Calibre DesignEnhancer brings to IC design and how this tool suite can be used to find and fix critical design stage issues. They also explore how the Calibre DesignEnhancer can Identify and resolve issues early in design flow with sign-off quality solutions and how you can utilize Calibre DesignEnhancer for your next design.
Dec 16, 2024
3,120 views