editor's blog
Subscribe Now

Synopsys’s Embedded Vision

In the shadow of the recent Embedded Vision Alliance summit, Synopsys tossed its hat into the vision ring with their new Embedded Vision Development System. While it doesn’t appear to break any new ground in terms of tools or things that didn’t exist before, it does assemble into one place a variety of components that an aspiring embedded vision architect/designer might need.

One of the underlying assumptions is that, in order to meet the performance and cost requirements of embedded vision, which holds promise for much consumer gadgetry, an application-specific instruction-set processor (ASIP) is needed. In other words, you need to tailor a processor to this application and ensure that the instruction set is customized to handle frequent vision-related operations efficiently. The technology Synopsys acquired through CoWare figures into this part of the solution.

The other assumption is that you’re going to need to prototype this stuff in FPGAs to optimize the architecture before committing to silicon.

So their kit includes:

–          A ported OpenCV library

–          A C/C++ compiler and runtime environment

–          A basic RISC processor that can be modified using their Processor Designer tool

–          A HAPS prototyping system

You can find more info in their announcement.

Leave a Reply

featured blogs
Nov 15, 2024
Explore the benefits of Delta DFU (device firmware update), its impact on firmware update efficiency, and results from real ota updates in IoT devices....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Tungsten 700/510 SMARC SOMs with Wi-Fi 6 / BLE
Sponsored by Mouser Electronics and Ezurio
In this episode of Chalk Talk, Pejman Kalkhorar from Ezurio and Amelia Dalton explore the biggest challenges for medical and industrial embedded designs. They also investigate the benefits that Ezurio’s Tungsten700 and 510 SOMs bring to these kinds of designs and how you can get started using them in your next design.
Nov 7, 2024
14,167 views