editor's blog
Subscribe Now

Sensor Conditioning Options

One of the big challenges of MEMS sensor development is the fact that the raw sensor signals need to be conditioned before being read and acted on. This is done in the “ASIC” that ordinarily accompanies the sensor, typically on a separate die and co-packaged with the sensor (unless done on the same chip in a CMOS-friendly MEMS process). A well-known sensor design challenge is the fact that the ASIC has to be designed alongside the sensor, but that, until tools become more accurate, the actual sensor output isn’t known until the sensor has been built (and perhaps after a couple of design spins); that makes it very hard to co-design the ASIC and build it in parallel with the sensor.

Sensors are inherently analog devices, so it takes an analog front end to condition those signals – or at least convert them to digital for further digital processing. If you have a plain sensor with analog outputs and no encapsulated ASIC, then you have to build your own analog conditioning circuit.

Two companies are providing programmable conditioning circuits to avoid both the serial ASIC design issue and the need to build a discrete analog conditioning circuit. They allow a system designer to adjust the tuning of the conditioning network on the target board. This obviously has benefits over doing the manual circuit by hand, and it also means that any effect that the mounting or location of the sensor might have on the sensor output can be factored into the conditioning. Of course, as compared to a sensor with a co-packaged ASIC, it’s an additional chip and work.

Both Si-Ware and Renesas have such chips, Renesas’ recently announced. Si-Ware announced early last summer an actual development platform, the SWS61111, that features their own ASIC chip, the SWS1110. There’s also an FPGA on the board; the system allows a designer to determine the optimal conditioning configuration and then burn it into the ASIC, which has e-fuses for storing a one-time-programmable (OTP) setting.

Meanwhile, Renesas has announced its Smart Analog configurable conditioning circuit. It comes with its own graphic tool to enable tuning without requiring that you be an analog expert. There are two versions: one that it is intended to be paired with a microcontroller, and one that has the microcontroller co-packaged with the Smart Analog part. In both cases, the Smart Analog settings are stored in the microcontroller’s NVM.

You can find more in the earlier Si-Ware release or the more recent Renesas release.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 24, 2024
Going to the supermarket? If so, you need to watch this video on 'Why the Other Line is Likely to Move Faster' (a.k.a. 'Queuing Theory for the Holiday Season')....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

From Sensor to Cloud:A Digi/SparkFun Solution
In this episode of Chalk Talk, Amelia Dalton, Mark Grierson from Digi, and Rob Reynolds from SparkFun Electronics explore how Digi and SparkFun electronics are working together to make cellular connected IoT design easier than ever before. They investigate the benefits that the Digi Remote Manager® brings to IoT design, the details of the SparkFun Digi XBee Development Kit, and how you can get started using a SparkFun Board for XBee for your next design.
May 21, 2024
37,656 views