editor's blog
Subscribe Now

Another 3 from Springsoft

On the heels of their Verdi3 announcement, Springsoft continues its triplication, now with Laker3. They position Laker as the “best established interoperable custom design flow.” As with all carefully-crafted positioning statements, the key qualifier they use here is “interoperable.” This refers both to the fact that they use the OpenAccess database and to their ability to integrate with Mentor’s RealTime engine for on-the-fly Calibre checks.

Part of the upgrade deals with the usual performance and GUI enhancements. They’ve paid particular attention to file I/O, which is a significant bottleneck, and drawing speed; they improved the former by 2-10X and the latter by as much as 6X.

They’re also targeting the more aggressive geometries, with support for double-patterning in their new, unified DRC engine that supports automatic place-and-route (but not sign-off DRC).

But the newer and more different addition they’re touting is their analog prototyping tool. It will take circuits and automatically detect patterns to generate layout constraints. Those constraints can be manually edited and iterated until place and route gives the desired result. We actually saw something like this with Cadence’s Circuit Prospector before; Springsoft claims that theirs is a much more automatic process, with Cadence’s solution requiring SKIL programming.

You can find more in their latest release

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Dec 3, 2024
I've just seen something that is totally droolworthy, which may explain why I'm currently drooling all over my keyboard....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
42,035 views