editor's blog
Subscribe Now

Write Once, Read Many

When a foundry prepares a process for a designer to use, it’s got to communicate how that process works and how it can be used. Which has to be couched in terms that an EDA tool can use.

Problem is, each foundry has its parameters and such, and each EDA tool has its formats and such. The same information ends up getting done and redone and redone in order to cover all the players.

There have been efforts to corral this to some extent by TSMC (at the very least) with their ixxx (e.g., iDRC) efforts, but those have been “proprietary” even if developed in a more open way.

Si2 is attempting to reconcile this all in their OpenPDK project, which has been underway for quite a while. It’s really a nested effort, incorporating other DRC, DFM, and parametric extraction (PEX, as embodied in their OPEX effort, which shouldn’t be confused as contrasting with CAPEX) projects, to name a few.

This all comes together as a big XML schema that forms an Open Process Specification (OPS). As described at Si2’s recent tech conference, work groups are busily defining parameters and symbols and callbacks and such. The end goal of this, anticipated around the end of 2012, is that automation will allow a single populated OPS to generate the PDKs needed for any of the EDA tools. This separates the information content from the format, the OPS containing the content and a filter essentially skinning it for the EDA tools.

It is noteworthy that the word “open” appears in this context. Things have been gradually changing, but imagine if ten years ago you suggested that the foundries open up… well… anything. Would have been worth a chuckle then, so it represents quite the change of heart that this effort looks to be successful in the not-too-distant future. More on that in a few days…

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Dec 3, 2024
I've just seen something that is totally droolworthy, which may explain why I'm currently drooling all over my keyboard....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Reliability: Basics & Grades
Reliability is cornerstone to all electronic designs today, but how reliability is implemented and determined can vary widely by different market segments. In this episode of Chalk Talk, Amelia Dalton and Sam Accardo from the YAGEO Group explore the definition of reliability for electronic components, investigate the different grades of reliability offered by the YAGEO Group and the various steps that the YAGEO Group is taking to ensure the greatest reliability of their components.
Aug 15, 2024
53,474 views