editor's blog
Subscribe Now

QuickLogic’s Next Sensor Hub Rev

We’ve spent a bit of energy in the past looking at QuickLogic’s approach to a low-power sensor hub. Well, they’ve just introduced a second round, and the obvious question is… what’s changed?

They list some of the current capabilities, but the obvious questions are, how does this compare to the first one, and how did they make this happen?

Fundamentally, this hub has more horsepower than their first one. So they can do more work. They had a basic pedometer in their first hub; with this one, they have an “enhanced” pedometer that can now discriminate between walking, jogging, and running, while counting individual steps.

As it turns out, however, most of the capabilities on their second go-round weren’t possible on the first one. They noted features like IrDA remotes, barcode transmission, and pulse-width modulation (PWM) for dimming displays – none of these could be done by the first hub.

So how did they do this? Two things. First, they looked through some of the critical functions to see which things weren’t likely to change anytime soon (or ever); they hardened those into dedicated gates. That sped things up and lowered power.

But they also made some process changes. They didn’t go into the details of what changed, but the goal was yet lower power. After all, adding more capability usually has a power cost, which they have to fight since power is such an important part of their message. As it is, they’re claiming as low as 150 µW – even as they’ve added programmable logic and processor capacity, algorithm memory, and data buffer memory.

S2-Sensor-Hub-Block-Diagram_300.jpg

Image courtesy QuickLogic

You can find out more in their announcement.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Achieving High Power Density with IGBT and SiC Power Modules
Sponsored by Mouser Electronics and Infineon
Recent trends in the inverter market have made high power density, scalability, and ease of assembly more important than ever before. In this episode of Chalk Talk, Amelia Dalton and Abraham Markose from Infineon examine how Easy & Econo power modules from Infineon can help solve common inverter design requirements. They explore the benefits and construction of these modules and how you can take advantage of them in your next design.
May 19, 2023
36,886 views