editor's blog
Subscribe Now

Drifting Towards Hardware

In touting their sensor fusion product offering, Movea announced their MotionCore IP in a manner that sounded like they were developing hardware. While that’s not strictly true, they are packaging up their IP in ways that intentionally make it easier for hardware developers to implement hardened versions of the cores. They target three implementations:

–          software only, optimized for time to market; this is the primary implementation at present;

–          a combination of hardware and software, balancing time to market against performance and power; and

–          pure hardware, going for the most performance and the lowest power.

Their initial versions target a particular microcontroller; they’re then involved in any ports to other processors, since they optimize according to the target CPU.

There are no actual hardware projects underway yet, but if or when it happens, the RTL will be developed by the partner company, not by Movea. Of course, Movea licenses the core, so they’re involved in the business transaction, but they stop just short of taking on hardware themselves.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTekā€™s design process usually relies on human intuition, but with Cadenceā€™s Optimality Intelligent System Explorer and Clarity 3D Solver, theyā€™ve increased design productivity by 75X. The Optimality Explorerā€™s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

PICĀ® and AVRĀ® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchipā€™s PICĀ® and AVRĀ® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
13,480 views