chalk talk
Subscribe Now

De-Risk Yield Manufacturing Ramp-up with Veloce DFT App

Get DFT off the critical path on your next chip design. In this episode of Chalk Talk, Amelia Dalton chats with Jean-Marie Brunet of Mentor Graphics about how you can use emulation to significantly improve your DFT productivity. 

Click here to download a whitepaper entitled “Accelerating Design-For-Test Pattern Simulation.”

Leave a Reply

featured blogs
Apr 17, 2024
The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong to say that data is the l...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...