chalk talk
Subscribe Now

Top 10 Reasons Real Signal Integrity Engineers Demand Power-Aware SI Technology

Signal Integrity analysis that doesn’t consider power effects can set you up for some dangerous problems. Ground bounce and other effects can cause problems that normal SI tools won’t detect. In this episode of Chalk Talk, Amelia Dalton discusses power-aware signal integrity analysis with Brad Griffin of Cadence Design Systems. You’ll want to watch to see what your SI tool may have been missing.

Click here to download a technical paper entitled “Addressing the “Power-Aware” Challenges of Memory Interface Designs.”

 

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...