feature article
Subscribe Now

Embedded Signal Processing Capabilities of the LatticeECP3 sysDSP Block

Field programmable devices are continually being adopted in new market segments, where they are being implemented as mainstream logic devices. These new market segments are increasingly driving competing FPGA vendors to incorporate a wider variety of functionality and flexibility within their devices. Embedded digital signal processing (DSP) is one such function, addressing a wide gamut of market segments. In order to meet increasing market demands, these processing elements and their supporting hardware platforms must be able to provide increased calculation throughput without the expense of additional latency. For example, in 3G and 4G wireless applications, baseband and remote radio head (RRH) cards are required to handle both multiple protocols and increased throughput in order to support higher cellular data rates, even while maintaining a high Signal to Noise Ratio. 

To address these emerging needs, Lattice Semiconductor has continued its tradition of providing high performance DSP capabilities in its most recent low-cost, SERDES-capable LatticeECP3 FPGA family. Features such as a dual slice architecture, the ability to cascade/chain DSP slices and blocks and an enhanced instruction set establish the LatticeECP3 family as a compelling alternative for signal processing applications such as FIR filtering and FFT/iFFT implementations. 

The world of signal processing is a dynamic and demanding one. Continuous improvement is expected, both from designers and vendors. Architectural improvements such as dual slice architecture allow for finer block control and higher clock speeds, while other enhancements, such as cascadability and a wider ALU/input mux, allow the LatticeECP3 to support more efficient implementations of processing functions, such as adder trees, by not requiring the use of any external logic. These are just some of the many improvements made to the LatticeECP3 family, demonstrating once again that Lattice is committed to delivering the best possible solutions. By combining high performance, low power and low cost, the LatticeECP3 FPGA family is the next chapter in the Lattice story of unparalleled overall value. 

Leave a Reply

featured blogs
Apr 17, 2024
The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong to say that data is the l...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Current Sense Shunts
Sponsored by Mouser Electronics and Bourns
In this episode of Chalk Talk, Amelia Dalton and Scott Carson from Bourns talk about the what, where and how of current sense shunts. They explore the benefits that current sense shunts bring to battery management and EV charging systems and investigate how Bourns is encouraging innovation in this arena.
Jan 23, 2024
12,080 views