industry news
Subscribe Now

Cadence Tensilica Vision P-Series DSPs are Industry’s First Imaging/Vision DSPs Certified by Khronos as OpenVX 1.1 Conformant

SAN JOSE, Calif., April 20, 2017—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that the Cadence® Tensilica® Vision P-Series DSPs are the first imaging/vision DSPs to pass Khronos™ Group’s conformance tests for the OpenVX™ 1.1 specification. Application developers can now take advantage of Tensilica Vision P5/P6 functionality without detailed knowledge of the hardware architecture and still achieve high performance. This enables faster development of computer vision and imaging applications on Tensilica Vision P-Series DSPs being deployed in applications processors for mobile, automotive, drone, security, augmented reality/virtual reality (AR/VR) and other markets. 

In addition, Cadence released the OpenVX 1.1 Application Programming Kit (APK) for Tensilica Vision DSPs, which is available now. For more information, visit http://www.cadence.com/go/openvx11.

“Cadence’s achievement of OpenVX 1.1 conformance for their Tensilica Vision P5 and P6 DSPs demonstrates their commitment to this open standard for vision processing and continues the momentum that has been building since OpenVX’s first release in 2014,” said Neil Trevett, president of the Khronos Group. “Khronos warmly welcomes Cadence’s ongoing contributions to the growth of OpenVX and their advancement of portable computer vision applications.”

Applications developed using the standard OpenVX 1.1 API can be compiled and run on Tensilica Vision DSPs without any code changes. Cadence’s OpenVX framework automatically schedules and executes the appropriate DMA transfers for efficient memory access, and runs highly optimized DSP vision-processing kernels in parallel with the DMA transfers. The Khronos OpenVX 1.1 compliance certification ensures that program results are consistent across various OpenVX 1.1 implementations.

“Cadence is the first company to pass OpenVX 1.1 compliance tests using a vision-optimized DSP, and releasing the OpenVX APK is a key milestone in making OpenVX and Tensilica’s Vision P-Series DSPs a defacto standard for computer vision, image processing and neural network applications,” said Steve Roddy, senior group director, Tensilica marketing at Cadence. “Application developers can now reduce application software development time and easily take advantage of the massive parallel processing capability of our Tensilica Vision DSPs. OpenVX empowers application developers to redeploy applications across many different Tensilica processor-powered chips without recoding or re-optimizing their applications.”

Vision-optimized DSPs are rapidly emerging in application-processor-class systems on chip, with three of the top five mobile application processor vendors now offering vision DSPs in their flagship devices. The OpenVX standard enables the deployment of algorithms on these complex, heterogeneous platforms featuring CPUs, GPUs and DSPs. Tensilica Vision P-Series DSPs offer class-leading performance of 256 MACs per cycle in less than 1mm2 of silicon, delivering higher performance in a smaller area and with lower power than CPU- or GPU-based systems alone.

Developed by the nonprofit, member-funded consortium Khronos Group, OpenVX is an open, royalty-free standard for cross-platform acceleration of computer vision applications. OpenVX enables performance and power-optimized computer vision processing, especially important in embedded and real-time use cases such as face, body and gesture tracking, smart video surveillance, advanced driver assistance systems (ADAS), object and scene reconstruction, augmented reality, visual inspection, robotics and more. Frank Brill, design engineering director at Cadence, is chairman of the OpenVX Working Group. 

Cadence presenters will be discussing OpenVX computer vision library standards, as well as techniques to reduce power in embedded deep neural network applications and scalable neural network processors for embedded applications, at the Embedded Vision Alliance Summit being held May 1-3, 2017 at the Santa Clara Convention Center in Santa Clara, Calif. For more information, visit http://www.cadence.com/go/evs2017

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
19,391 views