industry news
Subscribe Now

Accellera Day Opens DVCon U.S. on Monday, February 27 with Three Timely Tutorials

Elk Grove, Calif., USA, February 21, 2017 – Accellera Systems Initiative (Accellera), the electronics industry organization focused on electronic design automation (EDA) and intellectual property (IP) standards, will host its annual Accellera Day on Monday, February 27. 

What/When/Where

Accellera Day opens DVCon U.S. 2017 on Monday, February 27 from 9:00am-5:00pm at the DoubleTree Hotel in San Jose, Calif. A booth crawl will be held during the Exhibition from 5:00pm-7:00pm.

Agenda:

9:00am-12:00pm

The first version of the Accellera Portable Test and Stimulus Standard (PSS) is nearing completion. This timely tutorial presents an introduction to the standard’s main features and will show with actual coding examples how the verification and portability challenges of these examples are met using the standard.

12:00pm-1:30pm

o   Accellera update given by Lu Dai, Accellera Chair

o   Accellera Technical Excellence Award Presentation

o   Town Hall discussion will cover such topics as: follow up questions from the Portable Stimulus morning tutorial, future directions for the UVM Working Group and the latest activity in the SystemC Working Groups.

2:00pm-5:00pm

The IEEE 1800 committee is completing work on UVM (Universal Verification Methodology) as the 1800.2 standard. This tutorial will review changes that improve UVM as a standard for interoperability and examine the impact it will have on existing verification environments.

  • Tutorial 3: “SystemC Design and Verification – Solidifying the Abstraction above RTL
    This tutorial will focus on three key components that could help raise the abstraction level: design, modeling, and testbench. Topics will include the latest advances in the SystemC language, modeling for high-performance simulation, and applying the emerging UVM-SystemC standard.

5:00pm -7:00pm

Registration

Accellera Day is provided as part of DVCon U.S. 2017.  Register now for DVCon U.S.  For more detail on the tutorials click here.

About DVCon U.S. 2017 (February 27-March 2)

Sponsored by Accellera Systems Initiative, DVCon U.S. is the premier conference and exhibition for discussion of the functional design and verification of electronic systems. For more information about DVCon U.S., please visit www.dvcon.org. Follow @dvcon_us on Twitter or to comment, please use #dvcon_us.

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing maintenance. For more information, please visit www.accellera.org. Follow @accellera on Twitter or to comment, please use #accellera.  For membership information, please contact us.  Accellera Global Sponsors are:  Cadence, Mentor Graphics and Synopsys.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

FleClear: TDK’s Transparent Conductive Ag Film
Sponsored by Mouser Electronics and TDK
In this episode of Chalk Talk, Amelia Dalton and Chris Burket from TDK investigate the what, where, and how of TDK’s transparent conductive Ag film called FleClear. They examine the benefits that FleClear brings to the table when it comes to transparency, surface resistance and haze. They also chat about how FleClear compares to other similar solutions on the market today and how you can utilize FleClear in your next design.
Feb 7, 2024
10,984 views