industry news
Subscribe Now

Rugged Horizontal Rails from Pixus Designed for OpenVPX & High Insertion Force Systems

Waterloo, Ontario  —  July 26, 2016   –  Pixus Technologies, a provider of embedded computing and enclosure solutions, now offers an Enhanced Horizontal Rail that is thicker and stronger for higher board insertion forces.

In OpenVPX and other high insertion force systems, the extreme board force can cause many standard horizontal rails, which provide the frame of the enclosure, to bend or crack.  The new Pixus rails feature a thicker contact point and hardened design to protect against the extreme forces.  

Designed for modularity, the Rittal™ brand horizontal rails offered by Pixus meet IEC 60 297-3 and IEEE 1101.10 specifications.   The rails have a .1 HP (horizontal pitch) hole pattern to allow the precise installation of guide rails in various increments.  The rails are standardly 84 HP without machining on the end faces, and Pixus offers them cut in any length.   

Combined with Pixus’ rugged OpenVPX IEEE handles, the company offers a full ruggedized injection/ejection solution for high insertion force systems.  The IEEE handle features a metal insertion claw that does not wear down or break over time. 

Pixus offers rails in front horizontal, extended, rear, Z-rail, and specialty types.   The company also offers components and full enclosure systems and backplanes for OpenVPX and other VITA/PICMG architectures. 

About Pixus Technologies 

Leveraging over 20 years of innovative standard products, the Pixus team is comprised of industry experts in electronics packaging. Founded in 2009 by senior management from Kaparel Corporation, a Rittal company, Pixus Technologies’ embedded backplanes and systems are focused primarily on  ATCA, OpenVPX, MicroTCA, and custom designs.    Pixus also has an extensive offering of VME-based and cPCI-based solutions.   In May 2011, Pixus Technologies became the sole authorized North and South American supplier of the electronic packaging products previously offered by Kaparel Corporation and Rittal.  

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Industry 4.0: From Conception to Value Generation
Industry 4.0 has brought a lot of exciting innovation to the manufacturing and industrial factories throughout the world, but getting your next IIoT design from concept to reality can be a challenging process. In this episode of Chalk Talk, Adithya Madanahalli from Würth Elektronik and Amelia Dalton explore how Würth Elektronik can help you jump start your next IIoT design.
Apr 17, 2023
40,936 views