industry news
Subscribe Now

Innovative air cavity packaging brings significant cost reductions and performance improvements to RF transistors used in wireless infrastructure

Nijmegen, The Netherlands – May 12th, Ampleon today announced the availability of a new package platform that will be rolled out across the entire LDMOS and GaN product portfolio. Over a dozen variants of the SOT502 and SOT539 platforms are in development. The ACP3, a copper flanged air cavity package will initially be available for GEN9 and GEN10 high power RF transistors. The first products to use the ACP3 package are the BLC9G20XS-400AVT, BLC9G20XS-550AVT and the BLC9G22XS-400AVT devices, which are now in production. Several more products covering different power levels and frequency bands are currently sampling.

Offering double-digit cost savings compared to previous packaging platforms and a 25 % typical lower thermal resistance, the ACP3 format enables higher power capability along with improved reliability, gain and efficiency characteristics. It makes possible, for example, a single-transistor Doherty of up to 80 Watts average (at the antenna).

Key applications for ACP3 devices include use in power amplifiers for LTE radio access networks where the commercial pressures of cost, size and power consumption are paramount, as is the need to increase data rates and quality of service.

About Ampleon:

Created in 2015, Ampleon is shaped by 50 years of RF power leadership. Recently being spun-off from NXP Semiconductors, the company is set to exploit the full potential of data and energy transfer in RF. Ampleon has more than 1,250 employees worldwide, dedicated to creating optimal value for customers. Its innovative, yet consistent portfolio offers products and solutions for a wide range of applications, such as cellular base stations, radio/TV/broadcasting, radar, air traffic control, cooking, lighting, industrial lasers and medical. For details on the leading global partner in RF Power, visit www.ampleon.com

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Power High-Performance Applications with Renesas RA8 Series MCUs
Sponsored by Mouser Electronics and Renesas
In this episode of Chalk Talk, Amelia Dalton and Kavita Char from Renesas explore the first 32-bit MCUs based on the new Arm® Cortex® -M85 core. They investigate how these new MCUs bridge the gap between MCUs and MPUs, the advanced security features included in this new MCU portfolio, and how you can get started using the Renesas high performance RA8 series in your next design. 
Jan 9, 2024
18,251 views