industry news
Subscribe Now

Concept Engineering Presents Version 6 of Its Debugging Tools for Analog, Digital, AMS and SoC Designers

Freiburg, Germany, July 29, 2015  * * *  Concept Engineering <http://www.concept.de/> , specialist in visualization and debugging technology for electronic circuits and systems, announces major enhancements to the entire Vision product line for designers of analog, digital, mixed-signal circuits, systems-on-chip (SoCs), and field-programmable gate arrays (FPGAs).

StarVision(r) PRO, RTLvision(r) PRO, GateVision(r) PRO, and SpiceVision(r) PRO are customizable and scriptable debugging and visualization software tools that help electronic design engineers to easily understand, debug, optimize and document their designs. StarVision PRO provides analog, digital and mixed-signal debugging capabilities, customizable design rule checks and automated netlist pruning. RTLvision PRO is used for RTL debugging and intellectual property (IP) development. Designers use GateVision PRO for advanced netlist debugging of complex SoC netlists. SpiceVision PRO provides advanced exploration and debugging features for transistor-level and post-layout netlists. SpiceVision PRO?s unique SPICE netlist visualization capabilities help engineers to analyze SPICE simulation results and allow easy location of circuit problems at the device level.

“With version 6, we continue to improve our specialized product family with individual tools for specific circuit debugging problems,” said Pascal Bolzhauser, product manager for Concept Engineering?s Vision product line. “We have made specific enhancements to each tool and we also have incorporated multiple general usability improvements.”

Notable enhancements in the Vision product line are:

  • Improved netlist pruning: In addition to Verilog and SPICE netlist export and pruning, StarVision PRO now also allows netlist pruning for the most common post-layout formats, DSPF and SPEF.
  • Advanced post-layout debugging: Improved visualization and debugging of parasitic networks.
  • API improvements: Improvements in the database API and GUI API allow even more sophisticated code to be developed and executed by the tool.
  • Advanced batch processing: Enhanced batch processing capabilities allow more efficient processing of user-defined analysis and debugging tasks.
  • Unified File Open Dialog: Makes it easier to load complex mixed-language SoC designs and libraries.
  • Improved visual debugging capabilities such as: Smart connectivity lens view, improved schematic navigation history, and on-the-fly hierarchy exploration with built-in fold and un-fold controls.

Availability

Version 6.0 products are available now to download <http://www.concept.de/downloads.html>  from the company?s website. There are no additional fees for existing customers with valid licenses.

About Concept Engineering

Concept Engineering was founded 25 years ago. It is a privately-held company based in Freiburg, Germany, that provides visualization and debugging technology for electronic circuits and systems, including automatic schematic generation technology for all major design levels. The company?s technology helps electronic design engineers to easily understand, debug, optimize and document electronic designs. Concept Engineering?s software technology is used in many fields in the EDA market, including: RTL development, IP reuse, ASIC and SoC design, FPGA design, analog/mixed-signal design, logic synthesis, design verification, test automation, post-layout analysis, debugging and visualization at system level, RTL level, netlist level and transistor level. For more information, please visit concept.de <http://www.concept.de/> .

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

High Voltage Stackable Dual Phase Constant On Time Controllers - Microchip and Mouser
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Chris Romano from Microchip and Amelia Dalton discuss the what, where, and how of Microchip’s high voltage stackable dual phase constant on time controllers. They investigate the stacking capabilities of the MIC2132 controller, how these controllers compare with other solutions on the market, and how you can take advantage of these solutions in your next design.
May 22, 2023
37,815 views