industry news
Subscribe Now

Real Intent Delivers Major Innovation in Clock Domain Crossing Sign-off of SoC Designs

SUNNYVALE, Calif. – May 21, 2015 – Real Intent, Inc., a leading provider of SoC and FPGA sign-off verification solutions, today announced Meridian Physical CDC – a new tool that offers the industry’s first and comprehensive way to debug clock domain crossing violations at the gate level of digital designs. Complementing Real Intent’s Meridian CDC solution that provides comprehensive analysis for RTL sign-off, Meridian Physical CDC maintains Real Intent’s product leadership in delivering the industry’s fastest-performance, highest-capacity and most precise CDC solutions in the market.

Meridian Physical CDC targets the post-synthesis stage of SoC design at the gate level, where implementation tools can introduce changes that might cause unintended signal glitches and functional failures. It addresses various failures including glitching on control signals, clock networks and data signal paths, and incorrect optimization of clock synchronizer logic. 

Ramesh Dewangan, vice president of product strategy at Real Intent, said, “CDC verification traditionally has been targeted at RTL sign-off before physical implementation begins. The CDC problems introduced during synthesis along with the addition of test logic and low-power optimizations are risk factors that have not been covered adequately until now. Our new physical CDC software solution extends CDC sign-off to the implementation stage. With the largest flat capacity of any tool in the industry, Meridian Physical CDC provides verification without sacrificing precision. It ensures a glitch-free implementation for all signal crossings, using the widest set of checks and the latest static analysis engines, including our new high-performance formal engines. Now implementation engineers can be confident the designs they are handing off to tape-out are free of CDC bugs.”

Meridian Physical CDC also includes iDebug, Real Intent’s new state-of-the-art design intent debugger and data manager. It employs a full database that captures all phases of CDC verification for the intelligent scope-based analysis of design intent. In addition, iDebug distinguishes the root cause for issues, and minimizes iterations and debug time through an easy-to-use programmable graphical interface. With its powerful command-line interface, iDebug supports a fully customizable sign-off methodology that can be tailored for any design flow.

For additional comments about the requirements for CDC verification at the gate level, please click here to watch a video interview withOren Katzir, vice president of application engineering at Real Intent.

Real Intent will give presentations on Meridian Physical CDC in Booth #1422 during the Design Automation Conference in San Francisco,June 8 to 10. Appointment times can be arranged here.

Availability

Meridian Physical CDC is available immediately. Pricing depends on product configuration. For more information, please emailinfo@realintent.com.

About Real Intent 

Companies worldwide rely on Real Intent’s EDA software to accelerate functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

TE Connectivity MULTIGIG RT Connectors
In this episode of Chalk Talk, Amelia Dalton and Ryan Hill from TE Connectivity explore the benefits of TE’s Multigig RT Connectors and how these connectors can help empower the next generation of military and aerospace designs. They examine the components included in these solutions and how the modular design of these connectors make them a great fit for your next military and aerospace design.
Mar 19, 2024
4,513 views