industry news
Subscribe Now

S2C Announces AXI-4 Prototype Ready Quick Start Kit

SAN JOSE, Calif. – Sept. 29, 2014 – S2C, Inc. announced today the release of its AXI-4 Prototype Ready™ Quick Start Kit, based on the Xilinx Zynq® device. The Quick Start Kit is the latest addition to S2C’s library of Prototype Ready IP and is uniquely suited to next-generation designs including the burgeoning Internet of Things (IoT). A demonstration of the Kit will be shown at the S2C booth at ARM® TechCon 2014 in Santa Clara, CA on October 1-3.

The Quick Start Kit adapts a Xilinx Zynq ZC702 Evaluation Board to an S2C TAI Logic Module. The evaluation board supplies a Zynq device containing dual-core ARM Cortex®-A9 processors and a programmable logic capacity of 1.3M gates. The Quick Start Kit expands this capacity by extending the AXI-4 bus onboard the Zynq chip to external FPGAs on the TAI Logic Module prototyping system. This allows designers to quickly leverage a production-proven, AXI-connected prototyping platform with a large, scalable logic capacity – all supported by a suite of prototyping tools.

“Our customers are moving with unprecedented speed, conquering IoT challenges and bringing their products quickly to a highly competitive market,” noted Toshio Nakama, CEO of S2C. “With such fierce competition, they need the advantage of exploring their designs quickly and proceeding with hardware optimization and software refinement. This Quick Start Kit gives them the tools to do precisely that.”

Mark Jensen, Director of Xilinx’s Partner Ecosystems and Alliances added, “We appreciate the way S2C has leveraged this technology. By integrating our Zynq All Programmable SoC device with their Virtex-based prototyping system, they have provided designers an instant avenue to large-gate count prototypes centered around ARM’s Cortex-A9 processor.”

About the AXI-4 Prototype Ready Quick Start Kit

The Kit is designed for engineers developing ARM-based devices and applications. The AXI-4 Prototype Ready Quick Start Kit includes components needed to get an ARM-based prototype up and running on S2C’s prototyping system:

  • Xilinx Zynq ZC702 Evaluation Board
  • S2C Zynq 702 Interface Module, plus HDMI TX Module, and GPIO Extension Module
  • AXI-4 Bridge IP (extends the AXI-4 bus from Zynq 702 to TAI Logic Module FPGAs)
  • Reference design of graphic application through HDMI output port
  • Reference Manual, simulation files and timing constraints

The Kit is compatible with S2C’s prototyping platforms. A Quad Virtex-7 TAI Logic Module extends the Prototype Ready Kit to 80M gates of logic capacity, and multiple TAI Logic Modules can be stacked to provide even higher capacity.

The AXI-4 Prototype Ready Quick Start Kit provides the fastest path to a fully functioning ARM-based prototype design, along with the operational flow needed to immediately pursue hardware and/or software development.

S2C Prototype Ready IP Library

S2C provides 70+ off-the-shelf daughter cards and reference designs targeted to S2C’s TAI Logic Module family of prototyping platforms. The library includes USB, PCIe, SATA, HDMI, DVI, Display Port, Ethernet, various memory interfaces, interconnect modules and more. S2C also provides services to customize interface and accessory modules to meet the needs of the user’s application.

About S2C

Founded in 2003 and headquartered in San Jose, California, S2C provides rapid SoC prototyping solutions including:

S2C’s flexible, expandable and reusable hardware architecture combined with transaction-based links to system simulations make S2C’s solution an ideal common platform for major design phases from algorithm exploration, IP design, system integration to compatibility testing. S2C currently has offices or representatives in the US, Europe, Japan, Korea, China, Taiwan, and India. For more information, visit www.s2cinc.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,875 views