industry news
Subscribe Now

Industry’s lowest-power 25- to 160-MSPS analog-to-digital converter family saves energy in industrial designs

DALLAS (Sep. 17, 2014) – Texas Instruments (TI) (NASDAQ: TXN) expanded its data converter portfolio today with a new family of small, pin-compatible analog-to-digital converters (ADCs) that provide a best-in-class power-to-performance ratio. The ADC3k family includes 12- and 14-bit options in speed grades of up to 160 MSPS with 2 or 4 channels and with LVDS or JESD204B interfaces. The devices support the industrial ambient temperature range of -40C to 85C for use in industrial applications, such as motor control, medical imaging, and portable test and measurement, as well as defense and communications applications, such as software defined radio and MIMO communications. For more information about the ADC3k family, visit www.ti.com/adc3k-pr.

Key benefits of the ADC3k:

  • Best-in-class power consumption and power-to-performance ratio: At the fastest sampling rate of 160 MSPS, the devices use only 200 mW/ch, 80 mW/ch less than similar devices, and provide a 30 percent better power-to-performance ratio. Power scales to 44 mW/ch at 25 MSPS.
  • Large, pin-compatible family: Extensive pin-compatible family scales to meet multi-platform system needs for various sampling rates and channel counts.
  • Smallest size reduces board space: 4-channel, 160-MSPS devices are half the size of existing devices.
  • Simplifies board routing: JESD204B variants are compliant with subclass 0, 1, and 2 at up to 3.2 Gbps. They support one lane per ADC output up to 160 MSPS, and one lane per two ADCs for up to 80 MSPS.
  • Unique performance features: Optional dither and chopper functions can improve spurious free dynamic range (SFDR) and remove 1/f noise, which allows designers to optimize device performance to meet system needs.

New amplifier to drive higher performance

The new THS4541, the industry’s lowest power consumption rail-to-rail output, fully differential amplifier capable of 850-MHz gain bandwidth (GBW), enables system designers to maximize the performance of their ADC3k device. The THS4541’s superior harmonic distortion performance of 123/-130 dBc HD2/HD3 at 1 MHz enables a fully differential AC- or DC-coupled solution for greater flexibility while enhancing the performance of the ADC3k device. When combined, the devices also provide ultra-low power and the smallest analog front end solution at their performance levels.

Tools and support to speed design

A TI Designs reference design (TIDA-00294) is available to accelerate high-speed signal acquisition system design. The high-performance, single-ended-to-differential active interface design includes the 12-bit, 4-channel, 50-MSPS ADC34J22 ADC and THS4541. It is optimized for DC-coupled, single-ended input applications, such as motor control, medical imaging, portable test and measurement, and defense munitions. Engineers can use the design methodology for any device in the ADC3k family.

System designers can pair existing or upcoming JESD204B and LVDS ADC3k evaluation modules (EVMs) with the TSW14J50EVM and TSW1405EVMpattern generator and data capture card, respectively, for a low-cost evaluation system.

For designers using Altera’s Cyclone® V SOC FPGA, Dallas Logic has developed a 4-channel, 12-bit, 50-MSPS ADC module that integrates with Altera’s High Speed Mezzanine Card (HSMC) standard. The DEV-ADC34J22 features the ADC34J22 and THS4541, along with TI’s LMK04828 clock jitter cleaner, and provides single-ended DC-coupled inputs on two of the four channels. The module is available for purchase from Arrow for US$199.

Support is available on the High Speed Data Converters Forum in the TI E2ETM Community, where engineers can search for solutions, get help, share knowledge and solve problems with fellow engineers and TI experts.

Package, availability and pricing

The ADC3k family will include 32 pin-compatible devices by the end of 2015 with speed grades ranging from 25 MSPS to 160 MSPS. The family comes in a 7-mm by 7-mm QFN package with the exception of the 4-channel LVDS versions, which use an 8-mm by 8-mm QFN.

The following are available to sample and evaluate today: 

Device

Speed

Resolution

Channel

Interface

Price*

Availability

EVM**

ADC34J45

160 MSPS

14 bit

4

JESD204B

US$120.75

Now

ADC34J45EVM

ADC32J45

160 MSPS

14 bit

2

JESD204B

US$61.25

Samples now, 1H15 production

ADC32J45EVM

ADC34J25

160 MSPS

12 bit

4

JESD204B

US$72.15

Samples now; 1H15 production

ADC34J25EVM

ADC34J44

125 MSPS

14 bit

4

JESD204B

US$117.00

Samples now; 4Q14 production

ADC34J44EVM

ADC3444

125 MSPS

14 bit

4

LVDS

US$117.00

Samples now; 1H15 production

ADC3444EVM

ADC3244

125 MSPS

14 bit

2

LVDS

US$41.00

Samples now; 2H15 production

ADC3244EVM

ADC3424

125 MSPS

12 bit

4

LVDS

US$68.60

Samples now; 1H15 production

ADC3424EVM

ADC3224

125 MSPS

12 bit

2

LVDS

US$29.50

Samples now; 2H15 production

ADC3224EVM

ADC34J22

50 MSPS

12 bit

4

JESD204B

US$23.95

Samples now, 1H15 production

ADC34J22EVM

* Price quoted in 1,000-unit quantities

**ADC3k EVMs may be purchased for US$299.

The THS4541 is also available today in a 10-pin, 2-mm by 2-mm QFN and 16-pin, 3-mm by 3-mm QFN package for US$2.65 in 1,000-unit quantities.

Learn more about TI’s data converter portfolio by visiting the links below:

About Texas Instruments

Texas Instruments Incorporated (TI) is a global semiconductor design and manufacturing company that develops analog ICs and embedded processors. By employing the world’s brightest minds, TI creates innovations that shape the future of technology. TI is helping more than 100,000 customers transform the future, today. Learn more at www.ti.com.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds -- Samtec and Mouser
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate the challenges of routing high speed data over lossy PCBs. They also discuss the benefits that Samtec’s Flyover® cable assembly systems bring to data center and embedded designs and how Samtec is furthering innovation with their high speed interconnect solutions. 
Apr 15, 2024
558 views