industry news
Subscribe Now

Cadence Introduces Voltus IC Power Integrity Solution, Delivering Exceptional Performance and Capacity in Power Signoff

Highlights:

  • New power integrity analysis engine with massively parallel execution brings up to 10X faster performance
  • New hierarchical architecture supports very large designs up to 1 billion instances
  • Tightly integrated with key Cadence tools throughout the design flow, including Cadence Tempus Timing Signoff Solution, for the fastest design closure in the industry

SAN JOSE, Calif., Nov. 12, 2013—Addressing the critical power challenges faced by electronics developers, Cadence Design Systems, Inc. (NASDAQ: CDNS) today introduced Voltus™ IC Power Integrity Solution, delivering record performance and capacity power analysis to meet the needs of next-generation chip design . Voltus IC Power Integrity Solution draws on unique new technology as well as integration with Cadence® IC, package, PCB and system tools to enable design teams to better manage power issues throughout the product development cycle and achieve faster design closure.

“As a global leader in embedded processing semiconductor solutions, Freescale is always on the lookout for new design tools that help us innovate and create at the most advanced levels of technology,” said Ken Hansen, vice president and chief technology officer at Freescale Semiconductor. “We are teaming early on with Cadence to validate the Voltus technology and  we are impressed by its performance gains. This type of enhanced productivity is invaluable to help us meet our time-to-market goals.”

Following the May release of Tempus™ Timing Signoff Solution, the Voltus solution marks the second major new product this year from Cadence aimed at speeding design signoff and closure. Using the Voltus solution, Cadence customers can shrink the critical power signoff closure and analysis phase to a minimum through key capabilities including:

  • A new massively distributed parallel power integrity analysis engine that delivers a scalable performance gain up to 10X over competing products
  • A hierarchical architecture that, coupled with the parallel execution, scales to multiple CPU cores and servers, enabling the analysis of designs of up to a billion instances
  • SPICE-accurate  solver technology that provides the most accurate power signoff results
  • Physically-aware power integrity optimization, such as early rail analysis, de-coupling cap and power gating switches, that improves physical implementation quality and speeds up design closure
  • Voltus IC Power Integrity Solution delivers these capabilities as a standalone product, but provides even greater benefits when integrated with other Cadence tools:
  • The industry’s first unified electrical signoff solution for faster, converged timing and power signoff, when used with Tempus Timing Signoff Solution
  • A unique and comprehensive power integrity solution encompassing chip, package and PCB when combined with Encounter® Digital Implementation System and Allegro® Sigrity™ Power Integrity
  • Analysis of custom/analog IP in an analog mixed-signal SoC design when integrated with Virtuoso® Power System
  • Accurate IC chip power integrity analysis, driven by real-world power stimulus when used  with Palladium® Dynamic Power Analysis functionality

“With power issues playing an ever-growing role in SoCs, we realized that existing technology would not meet the needs for complex designs,” said Anirudh Devgan, Senior Vice President of the Digital and Signoff Group (DSG) at Cadence.  “Voltus IC Power Integrity Solution is Cadence’s answer to these challenges, and all our early adopters are reporting great successes on its performance and capacity, including on-time tapeout for one of the industry’s largest chips.”

Availability

Voltus IC Power Integrity Solution is available now. Cadence will showcase the Voltus capabilities at the Signoff Summit on Nov. 21 at Cadence headquarters in San Jose, Calif.  For more information about the Signoff Summit, please click here. For more information about Voltus IC Power Integrity Solution, visit the Cadence website at www.cadence.com/news/voltus.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available atwww.cadence.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
19,510 views