industry news
Subscribe Now

Tanner EDA Provides Leap in Design Team Productivity with Release v16 of Widely-installed HiPer Silicon Full-flow Analog, Mixed-signal Design Suite

MONROVIA, California – March 5, 2013 – Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal integrated circuits (ICs), has released version 16 of the company’s HiPer Silicon full-flow design suite, offering designers a complete analog and mixed-signal design flow from digital (HDL) and analog (Spice, Verilog-A) electrical design and simulation, through synthesis to physical layout and verification. HiPer Silicon v16 contains new features and functionality, including:

New capabilities for back-end (layout):

  • OpenAccess database support for PDK and EDA tool interoperability
  • Collaborative design / multi-user design control for enhanced team productivity
  • Improved file loading and rendering speeds
  • Improved performance of physical verification (HiPer Verify)
  • New capabilities for front-end (schematic capture, simulation, waveform viewing):
  • Integrated mixed-signal simulation (Verilog-AMS co-simulation)
  • Parametric plots, scatter plots and improved text control and graphics manipulation

HiPer Silicon v16 with OpenAccess provides users with unprecedented interoperability and advanced capability; offering an alternative tool flow for those seeking high productivity and price-performance. Whether designing IP blocks, discrete circuits or complete SoCs, OpenAccess designs can be easily shared between designers and engineering teams across other tool flows.  As Kenton Veeder of Senseeker Engineering, Inc. said, “I really like the OpenAccess capabilities. I also like the increased control over axis labels in [waveform editor] W-Edit.” Veteran user Mark Wadsworth, Tangent Technologies founder, commented, “Overall v16 is a winner – great job Tanner EDA!”

“The adoption of OpenAccess for L-Edit offers analog, mixed-signal and MEMS designers greater flexibility and opportunity to integrate our hallmark layout tool into large design environments,” said Greg Lebsack, Tanner EDA’s president. “Our commitment to interoperability and integration with ecosystem partners is part of our twenty-five year heritage as an EDA tool provider; it’s an essential part of our company DNA.”

Pricing and Availability

HiPer Silicon v16 is available now for the Windows operating system. A Linux version will be available later in Q2 2013.  For additional information, visit the Tanner EDA website at www.tannereda.com, contact Tanner EDA Sales by phone (626-471-9700), or email sales@tannereda.com .

About Tanner EDA

Tanner EDA provides a complete line of software solutions that drive innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity and enable a low total cost of ownership (TCO). Capability and performance are matched by low support requirements and high support capability as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

HiPer Verify, HiPer Silicon, Tanner Tools, L-Edit, S-Edit and W-Edit are trademarks of Tanner Research, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,777 views