industry news
Subscribe Now

Lattice Semiconductor and Aptina Announce Dual Image Sensor Stereo Camera Reference Design for CES 2012

HILLSBORO, OR -JANUARY 5, 2012 – Lattice Semiconductor Corporation (NASDAQ: LSCC), in collaboration with Aptina, today announced that it will be demonstrating a low cost, dual image sensor design at the Consumer Electronics Show (CES) in Las Vegas, January 10-13, 2012.  Lattice’s private hospitality meeting suite will be located in the Las Vegas Hilton, North Hall, 28th Floor, Suite 127.   

The dual image sensor design utilizes two Aptina MT9M024/MT9M034 720P image sensors and combines the image into a single bus on which an ISP (Image Signal Processor) can operate.  The output stream can be used to implement 3D stereoscopic video or for other multi-camera applications.  The low cost of the solution enables other consumer applications such as automotive black box drive recorders and surround view cameras.  The low cost, low power Lattice MachXO2™ PLD and a small SDRAM chip implement the necessary logic and frame buffering that allow the two image sensors to be merged into one ISP bus. 

Cliff Cheng, Senior Business Development Marketing Manager for Aptina, said, “This is the latest design in which we have collaborated with Lattice Semiconductor.  Their use of the HiSPi protocol further expands the markets for our very popular HD WDR sensors that are used in smart camera and 3D depth sensing camera.”    

“We are pleased to offer this dual image sensor design, which allows ISP vendors to quickly offer multiple camera solutions for the consumer market,” said Ted Marena, Director of Business Development for Lattice.  “By leveraging the Aptina HiSPi (High speed Serial Pixel interface) bus of the MT9M024/MT9M034, we were able to select a smaller I/O package for the Lattice MachXO2 device, which helped lower the cost.”  

Visitors to the Lattice suite at CES can see a demonstration of the dual sensor design.  Because the MachXO2 device is programmable, many other dual camera implementations are also possible.    Visitors will have the opportunity to speak directly with Lattice senior executives and technical specialists about their own design requirements.  

To register for a specific time to visit with Lattice and discuss your specific design challenges, email CES@latticesemi.com

About Aptina

Aptina is a global provider of CMOS imaging solutions that enable Imaging Everywhere™.  Using performance enhancing technologies like Aptina A-Pix™, DR-Pix™ and award winning MobileHDR™, Aptina has created a market-leading portfolio of image sensor products found in leading consumer electronics like smartphones, tablets, laptops, digital and video cameras, as well as applications in surveillance, automotive, medical, video conferencing, and gaming. Aptina drives innovation in the market with industry recognized products like the AR0331 surveillance image sensor and the 16MP APS-C DSLR sensor.  Privately held, Aptina’s investors include Riverwood Capital, TPG Capital and Micron Technology.  For additional information on Aptina visit www.aptina.com or subscribe to the latest news from Aptina by copying the Aptina RSS feed into your favorite RSS reader.

About Lattice Semiconductor

Lattice is the source for innovative FPGAPLD and programmable Power Managementsolutions.  For more information, visit www.latticesemi.com.Follow Lattice via FacebookRSS and Twitter

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Power Gridlock
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Nov 28, 2023
19,454 views