fresh bytes
Subscribe Now

The beauty of zipper merging, or why you should drive ruder

merge.jpg

Of all of the reasons for traffic snarls, impending lane closures bring out a particularly brutal combination of road rage and etiquette confusion. Most drivers know the pain of approaching two lanes in this situation; the left one is backed up much further because the right one will close in less than a mile thanks to, say, construction.

Which lane should a driver pick in this scenario? Steer to the left as soon as you see a closure notice and you’ll almost certainly go slower; stay in the right and you’ll catch stink-eye, honks, and even swerving drivers. Everyone is upset that you’re about to essentially cut in line—an act that will require a tense, last-minute merge of your own.

Most driving schools and transportation departments in the United States don’t instruct drivers on how to handle this situation or whether they must merge within a certain mileage, leaving this kind of merge up to the grace of your fellow, angry commuters. This week, however, Washington state joined Minnesota in sending a clear message to drivers: merge rudely. It’s actually faster and safer.
via ars technica

Continue reading 

Image: Lensinatrix

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Automotive/Industrial PSoC™ High Voltage (HV) Overview
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Marcelo Williams Silva from Infineon explore the multitude of benefits of Infineon’s PSoC 4 microcontroller family. They examine how the high precision analog blocks, high voltage subsystem, and integrated communication interfaces of these solutions can make a big difference when it comes to the footprint size, bill of materials and functional safety of your next automotive design.
Sep 12, 2023
26,797 views