fresh bytes
Subscribe Now

Success for Andrea Rossi’s E-Cat cold fusion system, but mysteries remain

Against all the odds, Andrea Rossi’s E-Cat cold fusion power plant passed its biggest test yesterday, producing an average of 470 kilowatts for more than five hours. (A technical glitch prevented it from achieving a megawatt as originally planned). The demonstration was monitored closely by engineers from Rossi’s mysterious US customer, which was evidently satisfied and paid up.

The energy was output in the form of heat, measured by the quantity of water boiled off. The results are reported in NyTeknik and Pure Energy Systems News, who both had reporters present for the test. Associated Press also sent a correspondent who should be filing a story in the next few days (one suspects his editors might have some questions).

But this does not mean we can crack open the champagne and celebrate the end of fossil fuels quite yet. Skeptics have plenty of grounds to doubt whether the new test really takes us any further forwards. via Wired UK

Continue reading

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Dec 3, 2024
I've just seen something that is totally droolworthy, which may explain why I'm currently drooling all over my keyboard....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
42,035 views