fresh bytes
Subscribe Now

Google’s neural network is now writing sappy poetry

504283718.jpg

After binge reading romance novels for the past few months, Google’s neural network is suddenly turning into the kid from English Lit 101 class. The reading assignment was part of Google’s plan to help the app sound more conversational, but the follow-up assignment to take what it learned and write some poetry turned out a little more sophomoric.

As Wired reports, Google’s team “inspired” the poetry by giving the system two sentences from the books it had read and telling it to reproduce a new sentence based on the data set of 11,000 books it had just plowed through. The results:

i went to the store to buy some groceries.

i store to buy some groceries.

i were to buy any groceries.

horses are to buy any groceries.

horses are to buy any animal.

horses the favorite any animal.

horses the favorite favorite animal.

horses are my favorite animal.

no. he said.

“no,” he said.

“no,” i said.

“i know,” she said.

“thank you,” she said.

“come with me,” she said.

“talk to me,” she said.

“don’t worry about it,” she said.
via Engadget

Continue reading

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
4,514 views