fresh bytes
Subscribe Now

Facebook is testing a ‘satire’ tag to help you figure out what’s real and what’s not

2297102450_f85f7c4373.jpg

Sure, you’re smart enough to know that “New Study Finds Humans Shouldn’t Spend More Than 5 Consecutive Hours Together” is a headline from well-known satirical publication The Onion. But not everyone is, which could lead to some misdirected — and embarrassing — outrage. That could be a thing of the past, however, as Facebook is currently testing a “Satire” tag that’ll distinguish fake news from the real deal. Ars Technica found that if you click through an Onion article, for example, Facebook would then automatically tag related articles with the aforementioned “satire” text in the headline (see screenshot after the break). A Facebook spokesperson confirmed this with the following statement:

“We are running a small test which shows the text ‘[Satire]’ in front of links to satirical articles in the related articles unit in News Feed. This is because we received feedback that people wanted a clearer way to distinguish satirical articles from others in these units.”
via Engadget

Continue reading 

Image: Steve Rhodes/Flickr

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
13,351 views