EEJournal

fish fry
Subscribe Now
July 27, 2012

Three Rings of EE Fun

Black Hats, FPGAs, and GPS Spoofs
by Amelia Dalton

Welcome to the Big Top of EE Fun, ladies and gentlemen! We’ve got Black Hat hackers, GPS spoofers, and in the center ring, a serious FPGA heavy hitter. This week I chat with Jeff Waters (Senior VP and General Manager at Altera) about how FPGAs can differentiate your design from the next guy’s ASSP, how FPGAs are making their way into the automotive market, and what make and model Jeff would pick as his dream car.

I also have one more Altera DE0-Nano Development Kit (courtesy of Altera) to give away to one lucky listener. I’ll tell you at the end of my broadcast how you can enter to win!

Fish Fry Links – July 27, 2012

More Information about The 2012 Black Hat Conference

Press Release – White Sands tests show GPS ‘spoofing’ can be countered

Fish Fry Interview with Cryptography Research CEO Paul Kocher

Kevin Morris’ feature article Towards Silicon Convergence – Altera’s CTO Weighs In

More Information about the DE0-Nano Development Board

Leave a Reply

featured blogs
Taming Design Complexity in Chiplet-Based Automotive Electronics
Apr 23, 2024
The automotive industry's transformation from a primarily mechanical domain to a highly technological one is remarkable. Once considered mere vehicles, cars are now advanced computers on wheels, embodying the shift from roaring engines to the quiet hum of processors due ...
More from Cadence...
What You Need to Know About Gate-All-Around Designs
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
More from Synopsys...
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Sponsored by Mouser Electronics and Amphenol
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Click here for more information about Amphenol / SV Microwave VITA Connector Systems
Oct 25, 2023
23,663 views