EEJournal

fish fry
Subscribe Now
August 5, 2011

Everything is Fair in Love and EDA

Bruggeman Exits Cadence and Forte Makes a Claim for High Level Synthesis
by Amelia Dalton

In this week’s Fish Fry, I interview Sean Dart (Forte Design Systems CEO) about where he sees the future of SoC design and how high level synthesis will play a part in the years to come. 

I also try to sort through the details of John Bruggeman’s recent departure from Cadence Design Systems as Chief Marketing Officer and investigate how this shift will affect the future of Cadence’s EDA360 manifesto.

I have a DE0-Nano Development Board to give out this week, but you’ll have to tune in to find out how to win.

If you like this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links – August 5, 2011

Bryon Moyer’s blog post on EDA360 

Forte Design Systems

Verific Design Automation

Time Travel Not Possible 

DE0-Nano Development Board

More Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Leave a Reply

featured blogs
MaxLinear Is Staying at the Forefront of Connectivity Solutions with Cadence
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
More from Cadence...
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...
Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
More from Synopsys...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Sponsored by Mouser Electronics and TE Connectivity
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Click here for more information about Kemtron Featured Products from TE Connectivity
Aug 30, 2023
28,241 views