DIY Clocks

Keeping Control Over Oscillation, Compensation

by Bryon Moyer

I should probably start with a confession. Clocks and oscillators have never been my strong suit. I get the concept of oscillation and I get the fundamental function of a crystal or other resonator, but there have been some aspects that have always bugged me – and yet I never had occasion to wrestle with them. Until now.

We’ll come back to the specifics of this in a moment, but I start with this comment simply to note (or perhaps warn) that I approach this topic with some level of naïveté. The benefit of that is that I may end up questioning things that don’t usually get questioned; the downside is that I may end up looking stupid. Of course, I risk the latter with every question I ask, so I’m somewhat inured to that possible outcome.  Read More


Industry News

January 26, 2015

Microchip Announces Free Code Configuration Plug-In for MPLAB® X IDE Makes it Faster and Easier to Develop Firmware on 8- and 16-bit PIC® MCUs

Express Logic Extends X-Ware Platform™ Support

January 23, 2015

Texas Instruments MSP430i202x/3x/4x MCU Now at Mouser Has Four 24 bit ADCs

ACCES I/O Products Releases 8MHz, 16-Bit, USB Arbitrary Waveform Generator

Eltopia Announces a New Technology that May Remove Varroa Destructor Mites

January 22, 2015

Renesas Electronics’ New Microcontroller Solution Brings Unprecedented Levels of Integration and Reduced Power Consumption during Standby Mode by Approx. 30% for Home and Industrial Sensing Systems

Negative Input (-4.5V to -80V) Synchronous Buck-Boost/Inverting DC/DC Controller Delivers up to 20A Output Current

Motion for many: Instantly control three-phase motors for $25 with TI’s C2000™ Piccolo™ F2806x InstaSPIN-MOTION™ LaunchPad

New Microcontrollers Bring USB and Bigger Flash to STM32F0 Value Line from STMicroelectronics

Synopsys' Silicon-Proven DesignWare HDMI IP Receives HDMI 2.0 Certification

New High-current, High-inductance Power Inductors Are Ideal For Electric Vehicle Applications

Automation Federation to conduct industrial cybersecurity program at 19th Annual ARC Industry Forum, 9-12 February in Orlando, Florida

Keysight Technologies Introduces Industry’s First Adjustable and Integrated Intersymbol Interference Capability in a BERT

January 21, 2015

Cypress Licenses 40-Nanometer Embedded Flash IP to UMC, Enabling Next-Generation MCUs, IoT and Wearables Applications

Astrodyne Offers New High Power Density COTS AC/DC Converter

UMC and Cadence Collaborate to Deliver 28nm Design Reference Flow for ARM Cortex-A7 MPCore-based SoC

New PCIe Gen3 Carrier in AMC Format from VadaTech

STMicroelectronics Makes State-of-the-Art BCD8sP Smart-Power Technology Available for Prototyping through CMP

Synopsys Expands Memory Verification IP Portfolio with UFS, UniPro and eMMC to Accelerate Verification Closure for Mobile Designs

Five Output Ultralow Jitter Clock Distributor with PLL Provides Unique Multichip Output Synchronization Method

January 20, 2015

Silicon Labs Introduces New Ultra-Low-Power Temperature Sensors

Latest HDMI Protection Devices from STMicroelectronics Deliver Breakthrough Performance for Better Ultra-HD Viewing

Avnet Outlines Key Drivers for 2015 Global Supply Chain

Undo Software Redefines Customer Debug on Linux with New Live Recorder

New Microchip GestIC® Controller Enables One-step Design-in of 3D Gesture Recognition in Embedded Devices

Flexible FPGA Chip with Integrated AFDX Protocol Available from MEN Micro

Telesoft Technologies Selects Achronix Speedster22i FPGAs for Dual 100GbE MPAC6200

Embedded Virtual Prototype Kits Offer Unified HW-SW Debug and Analysis

News Archive

Buggy Bingo

Undo Software’s Live Recorder Makes Production Bugs A Thing of the Past

by Amelia Dalton

Get to Market Faster with Modular Circuit Design

by Craig Armenti, Zuken USA, Inc.


Ambiq Apollo MCU Gets Funky With Voltage

Leveraging Physics for the Betterment of Humankind

by Jim Turley

Verifying Your Awesomeness

The Mire of Modern System Verification

by Kevin Morris

Articles Archive

 

EEJournal On The Scene Video News
 Hosted by Amelia Dalton

editors' blog

Drawings as Cartoons?

posted by Bryon Moyer

Somehow the notion of “cartoon” has been imported into engineering. But, given the meaning of the word, why would we do that? (23-Jan)

Monolithic Plastic… Or Not

posted by Bryon Moyer

How are things going with the vision of printing complete circuits in one go? Thinfilm adds some perspective. (22-Jan)

ARM embraces 26262 Auto safety standard update

posted by Dick Selwood

(22-Jan)

Towards Smaller Solar Inverters

posted by Bryon Moyer

Semitech and ST released products that contribute to smaller solar inverters (and other applications). (20-Jan)

Editors' Blog Archive

 

forum

DIY Clocks

Posted on 01/26/15 at 11:10 AM by EsterlineRD

EsterlineRD
Interesting example of how a sloppy Q factor can actually be useful.

For those situations where the low Q factor in MEMS isn't so useful (and there are many examples of that) - Crystal is still the answer.

DIY Clocks

Posted on 01/26/15 at 9:58 AM by bmoyer

bmoyer
Do you carefully design your oscillators or go the recipe route?

Verifying Your Awesomeness

Posted on 01/24/15 at 1:38 AM by Kev

Kev
I would ask the question: what is it that you are verifying?

Digital stuff is all representable as FSMs and it should be possible to make that run fast in simulation and formally verify that the implementation is correct. However, there are lots of ana…

2014 Letdown

Posted on 01/19/15 at 1:21 PM by Dick Selwood

Dick Selwood
Mike
Just shows I have probably been around too long. I meant to type ST. But the back of my mind was SGS Thomson. How long ago did they change the name? Just checked- only 17 years ago

EDA for SETs

Posted on 01/19/15 at 9:26 AM by bmoyer

bmoyer
What do you think of this algorithmic approach to fitting logic into single-electron transistor fabrics?

2014 Letdown

Posted on 01/16/15 at 4:24 PM by MikeB

"While the rest of the world seems to accept that three-dimensional or FinFET technology is the only way to keep up with Moore's Law, SGS seems to be making steady progress ..."

Well spotted on noting it's two companies sharing the same HQ, but it's Th…

Calypto Refreshes HLS

Posted on 01/16/15 at 12:12 PM by bmoyer

bmoyer
One other thought: I'll be moderating a SystemC panel at DVcon on 3/4; perhaps we'll learn more from that discussion.

Calypto Refreshes HLS

Posted on 01/16/15 at 9:52 AM by bmoyer

bmoyer
I actually chose the word "dramatic" carefully - far be it for me to say whether it's "hard" or "easy." But moving from an untimed algorithm is undoubtedly crossing a wider abstraction gap than is moving from a structural hardware description. That would …

Calypto Refreshes HLS

Posted on 01/16/15 at 6:41 AM by mwipliez

mwipliez
"Well, in Catapult 8, Calypto neutralizes this debate by supporting both untimed C/C++ and SystemC. Discussion over." Well, it sounds a bit as if Calypto has no clear direction, so they just listened to everyone's opinion and tried not to offend anyone :-…

Forum Archive

subscribe to our weekly newsletters

twitter.png   rss.png    googleplus.png    linkedin.png    youtube.png    facebook.png



On Demand Archive

 Watch Chalk Talks
 On our New EE Journal YouTube Channel
 Hosted by Amelia Dalton

chalk talks

High-Reliability in FPGA Design - SEU Mitigation

Neutrons are coming for you and you'd better be prepared. Whether we like it or not, SEUs (Single Event Upsets) are becoming a bigger and bigger problem for our designs, especially for high realibility systems. If you thought SEUs couldn't mess up your next design because you aren't designing something destined for space, you need to think again. In this episode of Chalk TalkHD, I chat with Jeff Garrison of Synopsys about the how we can battle SEUs (on the ground or in the air) with the latest generation of design tools.

Effective Version Control for Electronic Design

When it comes to our hardware engineering projects, we need to keep our design data well organized. In the software world, this is accomplished with the help of version control systems. Unfortunately, most of us don’t learn version control for hardware design. In this episode of Chalk TalkHD Amelia chats with Ben Jordan of Altium about how effective version control can help every step of the design process, enable team design, manage versions and configurations, and keep our project from spiraling out of control.

Vault-Driven Electronics Design

In this episode of Chalk TalkHD Amelia chats with Ben Jordan of Altium about how to set up a robust design-for-re-use design methodology for your team that will flow nicely with your project, won’t take much effort to set up, and will bring BIG TIME long-term benefits of design re-use, configuration management, and manufacturing handoff.

Vivado IP Flows

Doing IP-based design can be a major productivity booster for your engineering project. But, your ability to easily use and re-use IP can be severely limited if your design tools don't have robust support for creating the IP flow you want. In this episode of Chalk Talk, Amelia Dalton and Tim Vanevenhoven of Xilinx explain how you can create the perfect IP flow for your design process in the Vivado Design Suite from Xilinx.

How to Design a Sigma Delta Mixer Circuit

In parts 1 & 2 of this 3-part Chalk Talk series, we talked about how Triad Semiconductor can save you 75%, or even as much as 99% in your next mixed-signal ASIC design. But, what good is savings if you don't know what you can design with it? In this third episode of our 3-part Chalk Talk series, Amelia and Reid Wender of Triad Semiconductor have fun taking ViaDesigner out for a spin - designing a sigma delta mixer.

Static Timing Analysis and Constraint Validation

Before you can even think about timing closure in your FPGA design, you have to set up timing constraints. But, being sure that you have the right constraints can be a real challenge. In this episode of Chalk Talk, Amelia Dalton chats with Ron Plyler of Xilinx about some powerful new ways to set up and validate timing constraints on your way to timing closure with Xilinx's Vivado tool suite.

How To Save 99% on Your Next Mixed Signal ASIC Design (part 2 of a 3-part series)

In part 1 of this 3-part series, we talked about how you can save 75% on your next mixed-signal chip design - which was great, but we think we can do better than that. In this episode of Chalk TalkHD Amelia chats with Reid Wender of Triad Semiconductor about how you can dramatically reduce design costs and complexity even more. In this second epsiode of our 3-part Chalk TalkHD series, Amelia and Reid tell you how to save up to 99% on your design.

Chalk Talk Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register